{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T22:29:09Z","timestamp":1764714549831},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/tcad.2011.2159116","type":"journal-article","created":{"date-parts":[[2011,9,23]],"date-time":"2011-09-23T15:32:53Z","timestamp":1316791973000},"page":"1534-1544","source":"Crossref","is-referenced-by-count":18,"title":["Test Response Compaction via Output Bit Selection"],"prefix":"10.1109","volume":"30","author":[{"given":"Kuen-Jong","family":"Lee","sequence":"first","affiliation":[]},{"given":"Wei-Cheng","family":"Lien","sequence":"additional","affiliation":[]},{"given":"Tong-Yu","family":"Hsieh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136693"},{"key":"ref32","author":"cormen","year":"2009","journal-title":"Introductions to Algorithms"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/43.476580"},{"key":"ref30","author":"tewarson","year":"1973","journal-title":"Sparse Matrices (Mathematics in Science and Engineering)"},{"key":"ref35","first-page":"1","article-title":"The effects of space compactors on fault diagnosis resolution","author":"huang","year":"2008","journal-title":"Proc North Atlantic Test Workshop"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358092"},{"key":"ref10","first-page":"1089","article-title":"X-filter: Filtering unknowns from compacted test responses","author":"manish","year":"2005","journal-title":"Proc ITC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271094"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700646"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012631"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033794"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232257"},{"key":"ref16","first-page":"442","article-title":"X-masking during logic BIST and its impact on defect coverage","author":"tang","year":"2004","journal-title":"Proc ITC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844111"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387356"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270902"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(94)00007-7"},{"key":"ref4","first-page":"1","article-title":"Further studies on zero-aliasing space compression based on graph theory","author":"hossain","year":"2007","journal-title":"Proc IMTC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/254180.254190"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.736427"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.876523"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217603"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.678893"},{"key":"ref8","first-page":"83","article-title":"Testing computer hardware through data compression in space and time","author":"saluja","year":"1983","journal-title":"Proc ITC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802275"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907276"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041774"},{"key":"ref1","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"ref20","first-page":"934","article-title":"Scalable selector architecture for X-tolerant deterministic BIST","author":"wohl","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref22","first-page":"359","article-title":"Progressive random access scan: A simultaneous solution to test power, test data volume and test time","author":"baik","year":"2005","journal-title":"Proc ITC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583993"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484016"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.74"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065682"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1023\/A:1019225027893"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6022003\/06022010.pdf?arnumber=6022010","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:42Z","timestamp":1642006362000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6022010\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":35,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2159116","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}