{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:08:57Z","timestamp":1758892137963},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/tcad.2011.2160174","type":"journal-article","created":{"date-parts":[[2011,10,18]],"date-time":"2011-10-18T15:27:30Z","timestamp":1318951650000},"page":"1731-1743","source":"Crossref","is-referenced-by-count":9,"title":["Memory Built-in Self-Repair Planning Framework for RAMs in SoCs"],"prefix":"10.1109","volume":"30","author":[{"family":"Chih-Sheng Hou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jin-Fu Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tsu-Wei Tseng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"919","article-title":"RAISIN: A tool for evaluating redundancy analysis schemes in reparable embedded memories","volume":"24","author":"huang","year":"2007","journal-title":"IEEE Des Test Comput"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045018"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044301"},{"key":"ref34","year":"2002","journal-title":"IEEE P1500 Standard for Embedded Core Test (SECT)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299258"},{"key":"ref11","first-page":"81","article-title":"An integrated ECC and redundancy repair scheme for memory reliability enhancement","author":"su","year":"2005","journal-title":"Proc IEEE Int Symp DFT VLSI Syst"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"742","DOI":"10.1109\/TVLSI.2005.848824","article-title":"A built-in self-repair design for RAMs with 2-D redundancies","volume":"13","author":"li","year":"2005","journal-title":"IEEE Trans Very Large Scale Integration Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.4"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1135","DOI":"10.1109\/TVLSI.2007.903940","article-title":"ProTaR: An infrastructure IP for repairing RAMs in SoCs","volume":"15","author":"huang","year":"2007","journal-title":"IEEE Trans Very Large Scale Integration Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061570"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022363"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.121"},{"key":"ref19","first-page":"356","article-title":"Test scheduling of BISTed memory cores for SoC","author":"wang","year":"2002","journal-title":"Proc 11th IEEE ATS"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469627"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966724"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5032-4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805645"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294737"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805644"},{"key":"ref8","first-page":"366","article-title":"A processor-based built-in self-repair design for embedded memories","author":"su","year":"2003","journal-title":"Proc 12th IEEE ATS"},{"key":"ref7","first-page":"588","article-title":"Dynamic data-bit memory built-in self-repair","author":"nicolaidis","year":"2003","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref2","first-page":"1112","article-title":"Built in self repair for embedded high density SRAM","author":"kim","year":"1998","journal-title":"Proc ITC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2003.1222364"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041777"},{"key":"ref20","first-page":"248","article-title":"March based memory core test scheduling for SoC","author":"wang","year":"2004","journal-title":"Proc IEEE ATS"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.26"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594763"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2010.42"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060128"},{"key":"ref26","first-page":"1","article-title":"A reconfigurable built-in self-repair scheme for multiple repairable RAMs in SoCs","author":"tseng","year":"2006","journal-title":"Proc ITC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387365"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6046160\/06046177.pdf?arnumber=6046177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:09Z","timestamp":1642006389000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6046177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":36,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2160174","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}