{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T13:19:22Z","timestamp":1772803162026,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/tcad.2011.2160177","type":"journal-article","created":{"date-parts":[[2011,10,18]],"date-time":"2011-10-18T15:27:30Z","timestamp":1318951650000},"page":"1705-1718","source":"Crossref","is-referenced-by-count":53,"title":["Test-Architecture Optimization and Test Scheduling for TSV-Based 3-D Stacked ICs"],"prefix":"10.1109","volume":"30","author":[{"given":"B.","family":"Noia","sequence":"first","affiliation":[]},{"given":"K.","family":"Chakrabarty","sequence":"additional","affiliation":[]},{"given":"S. K.","family":"Goel","sequence":"additional","affiliation":[]},{"given":"E. J.","family":"Marinissen","sequence":"additional","affiliation":[]},{"given":"J.","family":"Verbree","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"105","article-title":"Sessionless test scheme: Power-constrained test scheduling for system-on-a-chip","author":"flottes","year":"2001","journal-title":"Proc 11th IFIP VLSI-SOC"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/371254.371258"},{"key":"ref31","year":"0","journal-title":"Elpida Completes Development of Cu-TSV (Through Silicon Via) Multi-Layer 8-Gigabit DRAM"},{"key":"ref30","first-page":"1","article-title":"Modeling TSV open defects in 3-D stacked DRAM","author":"jiang","year":"2010","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref37","year":"0","journal-title":"XPress MP"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2003.1231669"},{"key":"ref35","first-page":"234","article-title":"System-level cost analysis and design exploration for 3-D ICs","author":"dong","year":"2009","journal-title":"Proc ASP-DAC"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1137\/0209062"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041802"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894302"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944029"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826560"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041747"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045019"},{"key":"ref18","first-page":"70","article-title":"Test-wrapper optimization for embedded cores in TSV-based 3-D SoCs","author":"noia","year":"2009","journal-title":"Proc IEEE Int Conf Comput Des"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699219"},{"key":"ref28","first-page":"1","article-title":"A scan-island based design enabling prebond testability in die-stacked microprocessors","author":"lewi","year":"2007","journal-title":"Proc Int Test Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783750"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"ref29","first-page":"184","article-title":"Pre-bond testable low-power clock tree design for 3-D stacked ICs","author":"zhao","year":"2009","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1194993"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347939"},{"key":"ref2","first-page":"212","article-title":"Extending systems-on-chip to the third dimension: Performance, cost and technological tradeoffs","author":"weerasekera","year":"2007","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.06.015"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"ref21","first-page":"220","article-title":"Test architecture design and optimization for 3-D SoCs","author":"jiang","year":"2009","journal-title":"Proc Des Autom Test Eur"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2051732"},{"key":"ref26","first-page":"269","article-title":"A structured and scalable test access architecture for TSV-based 3-D stacked ICs","author":"marinissen","year":"2010","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref25","first-page":"191","article-title":"Layout-driven test-architecture design and optimization for 3-D SoCS under pre-bond test-pin-count constraint","author":"jiang","year":"2009","journal-title":"Proc IEEE Int Conf Comput -Aided Des"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6046160\/06046180.pdf?arnumber=6046180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:10Z","timestamp":1642006390000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6046180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":37,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2160177","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}