{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T21:23:16Z","timestamp":1784236996187,"version":"3.55.0"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/tcad.2011.2160348","type":"journal-article","created":{"date-parts":[[2011,12,22]],"date-time":"2011-12-22T20:30:55Z","timestamp":1324585855000},"page":"146-159","source":"Crossref","is-referenced-by-count":34,"title":["Memory-Efficient On-Chip Network With Adaptive Interfaces"],"prefix":"10.1109","volume":"31","author":[{"given":"Masoud","family":"Daneshtalab","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masoumeh","family":"Ebrahimi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798252"},{"key":"ref38","year":"2009","journal-title":"Gaisler IP Cores"},{"key":"ref33","author":"culler","year":"1998","journal-title":"Parallel Computer Architecture A Hardware\/Software Approach"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118310"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140384"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1412587.1412589"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1314299.1314301"},{"key":"ref10","first-page":"890","article-title":"NISAR: An AXI compliant on-chip NI architecture offering transaction reordering processing","author":"yang","year":"2007","journal-title":"Proc ASICON"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.08.002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391585"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839493(410) 24"},{"key":"ref13","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref14","first-page":"37","article-title":"aSOC: A scalable, single-chip communication architectures","author":"liang","year":"2000","journal-title":"Proc IEEE Int Conf PACT"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531658"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391630"},{"key":"ref17","first-page":"466","article-title":"The design and implementation of a multi-queue buffer for VLSI communication switches","author":"frazier","year":"1989","journal-title":"Proc ICCD"},{"key":"ref18","first-page":"1058","article-title":"In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem","author":"kwon","year":"2009","journal-title":"Proc DATE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071471"},{"key":"ref28","author":"rotithor","year":"2006","journal-title":"Method and apparatus for out of order memory scheduling"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref27","year":"2006","journal-title":"Micron 512Mb x4 x8 x16 DDR2 SDRAM Datasheet"},{"key":"ref3","first-page":"684","article-title":"Route packets, not wires: On-chip interconnection networks","author":"towles","year":"2001","journal-title":"Proc DAC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.19"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996638"},{"key":"ref5","first-page":"1408","article-title":"BARP-a dynamic routing protocol for balanced distribution of traffic in NoCs to avoid congestion","author":"lotfi-kamran","year":"2008","journal-title":"Proc ACM\/IEEE DATE"},{"key":"ref8","year":"2003","journal-title":"Open Core Protocol Specification 2 0 Release Candidate"},{"key":"ref7","year":"2004","journal-title":"AMBA AXI Protocol Specification"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"ref9","year":"2002","journal-title":"Device Transaction Level (DTL) Protocol Specification Version 2 2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref20","first-page":"1","article-title":"Simulation and synthesis techniques for asynchronous FIFO design","author":"cummings","year":"2002","journal-title":"Proc SNUG"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313226"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78153-0_19"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref23","author":"duato","year":"2002","journal-title":"Interconnection Networks An Engineering Approach"},{"key":"ref26","first-page":"1","article-title":"Core-aware memory access scheduling schemes","author":"fang","year":"2009","journal-title":"Proc IEEE IPDPS"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630117"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6106029\/06106730.pdf?arnumber=6106730","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:04Z","timestamp":1642006384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6106730\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":41,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2160348","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}