{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T12:47:04Z","timestamp":1760100424535},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/tcad.2011.2161190","type":"journal-article","created":{"date-parts":[[2011,10,18]],"date-time":"2011-10-18T15:27:30Z","timestamp":1318951650000},"page":"1663-1676","source":"Crossref","is-referenced-by-count":11,"title":["Asynchronous Bypass Channels for Multi-Synchronous NoCs: A Router Microarchitecture, Topology, and Routing Algorithm"],"prefix":"10.1109","volume":"30","author":[{"given":"T. N. K.","family":"Jain","sequence":"first","affiliation":[]},{"given":"M.","family":"Ramakrishna","sequence":"additional","affiliation":[]},{"given":"P. V.","family":"Gratz","sequence":"additional","affiliation":[]},{"given":"A.","family":"Sprintson","sequence":"additional","affiliation":[]},{"family":"Gwan Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244068"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560072"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1995.515628"},{"key":"ref11","first-page":"83","article-title":"Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures","author":"panades","year":"2007","journal-title":"Proc 1st Int Symp NoCs"},{"key":"ref12","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref15","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.167"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346236"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"420","DOI":"10.1145\/1080695.1070005","article-title":"Microarchitecture of a high-radix router","volume":"33","author":"kim","year":"2005","journal-title":"ACM SIGARCH Comput Architecture News"},{"key":"ref4","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE 14th Int Symp HPCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/12.83652"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1990.110213"},{"key":"ref6","author":"smith","year":"1997","journal-title":"Application-Specific Integrated Circuits"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798251"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780794"},{"key":"ref8","first-page":"477","article-title":"Implementation and evaluation of on-chip network architectures","author":"gratz","year":"2006","journal-title":"Proc Int Conf Comput Des"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2003.1197464"},{"key":"ref9","article-title":"Mesochronous clocking and communication in on-chip networks","author":"wiklund","year":"2003","journal-title":"Proc Swedish Syst Chip Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999977"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2114970"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.13"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.11"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6046160\/06046181.pdf?arnumber=6046181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,10]],"date-time":"2023-06-10T14:51:06Z","timestamp":1686408666000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6046181\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":33,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2161190","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}