{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T22:14:41Z","timestamp":1769638481606,"version":"3.49.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/tcad.2011.2161217","type":"journal-article","created":{"date-parts":[[2011,10,18]],"date-time":"2011-10-18T15:27:30Z","timestamp":1318951650000},"page":"1599-1609","source":"Crossref","is-referenced-by-count":28,"title":["High Throughput Data Mapping for Coarse-Grained Reconfigurable Architectures"],"prefix":"10.1109","volume":"30","author":[{"family":"Yongjoo Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jongeun Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Shrivastava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. W.","family":"Yoon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Doosan Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yunheung Paek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502235"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291018"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.49"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269063"},{"key":"ref17","author":"thoziyoor","year":"2008","journal-title":"CACTI 5 1"},{"key":"ref18","first-page":"12","article-title":"Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization","author":"kim","year":"2005","journal-title":"Proc DATE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1080\/00207210802213930"},{"key":"ref4","first-page":"166","article-title":"DRESC: A retargetable compiler for coarse-grained reconfigurable architectures","author":"mei","year":"2002","journal-title":"Proc IEEE Int Conf FPT"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/780731.780758"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370371"},{"key":"ref5","first-page":"136","article-title":"Modulo graph embedding: Mapping applications onto coarse-grained reconfigurable architectures","author":"park","year":"2006","journal-title":"Proc CASES"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484056"},{"key":"ref7","first-page":"363","article-title":"A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures","author":"ahn","year":"2006","journal-title":"Proc DATE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1173050"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"key":"ref1","article-title":"Reconfigurable array processor satisfies multi-core platforms","author":"bormans","year":"2006","journal-title":"Chip Des Mag"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.12"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.07.002"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1504\/IJES.2008.020293"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref23","first-page":"171","article-title":"Memory-aware application mapping on coarse-grained reconfigurable arrays","author":"kim","year":"2010","journal-title":"Proc HiPEAC"},{"key":"ref26","article-title":"Managing power in 45 nm and 65 nm designs","author":"schuth","year":"0","journal-title":"ARM and Synopsys"},{"key":"ref25","first-page":"628","article-title":"Chip implementation of a coarse-grained reconfigurable architecture","author":"park","year":"2006","journal-title":"Proc ISOCC"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6046160\/06046176.pdf?arnumber=6046176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:56Z","timestamp":1633909676000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6046176\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":26,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2161217","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}