{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T23:58:50Z","timestamp":1704844730206},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/tcad.2011.2164539","type":"journal-article","created":{"date-parts":[[2011,12,22]],"date-time":"2011-12-22T20:30:55Z","timestamp":1324585855000},"page":"160-164","source":"Crossref","is-referenced-by-count":2,"title":["Accelerating Gate Sizing Using Graphics Processing Units"],"prefix":"10.1109","volume":"31","author":[{"given":"Bing","family":"Shi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yufu","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankur","family":"Srivastava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1137\/080742506"},{"key":"ref11","year":"0","journal-title":"NVIDIA CUDA C SDK Code Samples"},{"key":"ref12","first-page":"577","article-title":"Geometric random walks: A survey","volume":"52","author":"vempala","year":"2005","journal-title":"MSRI Volume on Combinatorial and Computational Geometry"},{"key":"ref13","year":"0","journal-title":"ITC 99 Benchmarks"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337607"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147152"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630153"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.851993"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837474"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796490"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353634"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278690"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1137\/0108053"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6106029\/06106738.pdf?arnumber=6106738","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:12Z","timestamp":1633909692000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6106738\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":13,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2164539","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}