{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,2,29]],"date-time":"2024-02-29T23:46:08Z","timestamp":1709250368472},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/tcad.2011.2165068","type":"journal-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T21:37:57Z","timestamp":1321911477000},"page":"1842-1855","source":"Crossref","is-referenced-by-count":10,"title":["An Algorithmic Study of Exact Route Matching for Integrated Circuits"],"prefix":"10.1109","volume":"30","author":[{"given":"Muhammet Mustafa","family":"Ozdal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato Fernandes","family":"Hentschke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382690"},{"key":"ref11","first-page":"499","article-title":"BSG-Route: A length-matching router for general topology","author":"yan","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.75012"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279339"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510537"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124815"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353663"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896459"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013991"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320159"},{"key":"ref4","author":"mai","year":"0","journal-title":"Analog Layout Lecture Notes"},{"key":"ref27","article-title":"Global routing","author":"sze","year":"2008","journal-title":"International Symposium on Physical Design Contest"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320157"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882584"},{"key":"ref5","article-title":"A 65 nm logic technology featuring 35 nm gate length, enhanced channel strain, 8Cu interconnect layers, low-k ild and 0.57 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu{\\rm m}^{2}$<\/tex><\/formula> sram cell","author":"bai","year":"2004","journal-title":"Proc IEDM"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853685"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159717"},{"key":"ref2","article-title":"A new methodology for analog\/mixed-signal (AMS) SoC design that enables AMS design reuse and achieves full-custom performance","author":"oda","year":"2002","journal-title":"Proc 9th IEEE\/DATC Electron Des Process Workshop"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124726"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373200"},{"key":"ref20","year":"0","journal-title":"Overdetermined System"},{"key":"ref22","first-page":"496","article-title":"High-performance routing at the nanometer scale","author":"roy","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1137\/0211056"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687465"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019798"},{"key":"ref26","year":"2008","journal-title":"Ptm Predictive technology model"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105339"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6071079\/06071088.pdf?arnumber=6071088","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:41Z","timestamp":1633909721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6071088\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":27,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2165068","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}