{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T12:48:00Z","timestamp":1760100480498},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/tcad.2011.2165070","type":"journal-article","created":{"date-parts":[[2011,12,22]],"date-time":"2011-12-22T20:30:55Z","timestamp":1324585855000},"page":"75-88","source":"Crossref","is-referenced-by-count":20,"title":["Error-Correcting Unordered Codes and Hardware Support for Robust Asynchronous Global Communication"],"prefix":"10.1109","volume":"31","author":[{"given":"Melinda Y.","family":"Agyekum","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven M.","family":"Nowick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"228","article-title":"Towards totally self-checking delayinsensitive systems","author":"piestrak","year":"1995","journal-title":"Proc FTCS"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666505"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2006.890776"},{"key":"ref32","first-page":"278","article-title":"Design of self-checking asynchronous sequential circuits","author":"nanya","year":"1980","journal-title":"Proc FTCS"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723144"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.24"},{"key":"ref37","author":"peterson","year":"1972","journal-title":"Error-Correcting Codes"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.827565"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450182"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808189"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.149"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.73583"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1014"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676535"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676034"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"660","DOI":"10.1109\/12.381951","article-title":"Delay-insensitive pipelined communication on parallel buses","volume":"44","author":"bruck","year":"1995","journal-title":"IEEE Trans Comput"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647809"},{"key":"ref17","first-page":"1176","article-title":"Codes for multilevel flash memories: Correcting asymmetric limited-magnitude errors","author":"cassuto","year":"2007","journal-title":"Proc IEEE ISIT"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537933"},{"key":"ref19","author":"chapiro","year":"1984","journal-title":"Globally-Asynchronous Locally-Synchronous Systems"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.709380"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.24885"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763221"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199173"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268991"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223705"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998256"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(61)80037-5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165070"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1992.243585"},{"key":"ref1","author":"agyekum","year":"2011","journal-title":"Designing delay-insensitive codes for robust global asynchronous communication"},{"key":"ref46","author":"unger","year":"1983","journal-title":"Asynchronous Sequential Switching Circuits"},{"key":"ref20","first-page":"24","article-title":"Efficient systematic error-correcting codes for semi-delay-insensitive data transmission","author":"cheng","year":"2001","journal-title":"Proc ICCD"},{"key":"ref45","first-page":"133","article-title":"Highly pipelined asynchronous FPGA's","author":"teifel","year":"2004","journal-title":"Proc ACM\/SIGDA FPGA Symp"},{"key":"ref48","first-page":"57","article-title":"Bus encoding to prevent crosstalk delay","author":"victor","year":"2001","journal-title":"Proc ICCAD"},{"key":"ref22","first-page":"55","article-title":"Efficient self-timing with level-encoded 2-phase dual-rail (LEDR)","author":"dean","year":"1991","journal-title":"Proc UC Santa Cruz Conf Adv Res VLSI"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766691"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2039065"},{"key":"ref41","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref23","first-page":"779","article-title":"Leakage-and crosstalk-aware bus encoding for total power reduction","author":"deogun","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.151"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref43","year":"2005","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1002\/0471702897"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6106029\/06106737.pdf?arnumber=6106737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:41Z","timestamp":1633909721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6106737\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":48,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2165070","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}