{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T11:52:42Z","timestamp":1673697162510},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/tcad.2011.2165717","type":"journal-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T21:37:57Z","timestamp":1321911477000},"page":"1856-1869","source":"Crossref","is-referenced-by-count":2,"title":["Pulsed-Latch Aware Placement for Timing-Integrity Optimization"],"prefix":"10.1109","volume":"30","author":[{"given":"Yi-Lin","family":"Chuang","sequence":"first","affiliation":[]},{"given":"Sangmin","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.59"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310054"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837346"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466537"},{"key":"ref12","year":"0","journal-title":"HSPICE"},{"key":"ref13","author":"albrecht","year":"2005","journal-title":"IWLS 2005 Benchmarks"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846366"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722182"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041845"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687471"},{"key":"ref18","year":"2010","journal-title":"System and method for replacing flip-flops with pulsed latches in circuit designs"},{"key":"ref19","year":"0","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378498"},{"key":"ref4","year":"0","journal-title":"SOC Encounter RTL-toGDSII System"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.24"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"ref6","author":"chinnery","year":"2002","journal-title":"Closing the Gap Between ASIC and Custom"},{"key":"ref29","year":"2010","journal-title":"Clock circuit and method for pulsed latch circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123055"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382665"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630154"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065791"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055179"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357975"},{"key":"ref22","year":"0","journal-title":"Opencores"},{"key":"ref21","year":"2001","journal-title":"Non-Linear Optimization System and Method for Wire Length and Delay Optimization for an Automatic Electric Circuit Placer"},{"key":"ref24","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320159"},{"key":"ref26","article-title":"Pulse-latch approach reduces dynamic power","author":"shibatani","year":"2006","journal-title":"EETIMES Online"},{"key":"ref25","year":"2010","journal-title":"Pulsed latch circuit and semiconductor integrated circuit"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6071079\/06071081.pdf?arnumber=6071081","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:01Z","timestamp":1633909621000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6071081\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":31,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2165717","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}