{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,24]],"date-time":"2023-01-24T03:17:20Z","timestamp":1674530240912},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/tcad.2011.2166590","type":"journal-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T21:37:57Z","timestamp":1321911477000},"page":"1773-1785","source":"Crossref","is-referenced-by-count":8,"title":["Reliable State Retention-Based Embedded Processors Through Monitoring and Recovery"],"prefix":"10.1109","volume":"30","author":[{"given":"Sheng","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saqib","family":"Khursheed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Flynn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin","family":"Idgunji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008383013319"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/16.701475"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.871318"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.52"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049050"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488831"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1126\/science.206.4420.776","article-title":"Effect of cosmic rays on computer memories","volume":"206","author":"ziegler","year":"1979","journal-title":"Science"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090694"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref19","author":"lin","year":"2004","journal-title":"Error Control Coding"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/40.60527"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.585288"},{"key":"ref27","year":"0","journal-title":"Universal Serial Bus Specification"},{"key":"ref3","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual For System-on-Chip Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2006.307541"},{"key":"ref29","author":"koren","year":"2007","journal-title":"Fault-Tolerant Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871515"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052773"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","article-title":"Circuit and microarchitectural techniques for reducing cache leakage power","volume":"12","author":"kim","year":"2004","journal-title":"IEEE Trans Very Large-Scale Integration"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277179"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/0034-4885\/69\/2\/R02"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.50"},{"key":"ref20","first-page":"69","article-title":"Scan based methodology for reliable state retention power gating designs","author":"yang","year":"2010","journal-title":"Proc DATE Conf Exhib"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/272991.272995"},{"key":"ref21","year":"2004","journal-title":"Soft Errors in Electronic Memory A White Paper"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.28"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013273"},{"key":"ref26","author":"andrew","year":"1996","journal-title":"Computer Networks"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/24.52622"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6071079\/06071090.pdf?arnumber=6071090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T15:20:08Z","timestamp":1640272808000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6071090\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":30,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2166590","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}