{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T22:54:11Z","timestamp":1705186451605},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/tcad.2011.2167327","type":"journal-article","created":{"date-parts":[[2012,1,30]],"date-time":"2012-01-30T21:18:53Z","timestamp":1327958333000},"page":"260-270","source":"Crossref","is-referenced-by-count":11,"title":["Logic Restructuring Using Node Addition and Removal"],"prefix":"10.1109","volume":"31","author":[{"given":"Yung-Chih","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Yao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"0","journal-title":"MiniSat"},{"key":"ref38","year":"0","journal-title":"IWLS 2005 Benchmarks"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1109\/TCAD.2007.907240","article-title":"Mining global constraints with domain knowledge for improving bounded sequential equivalence checking","volume":"27","author":"wu","year":"2008","journal-title":"IEEE Trans Comput -Aided Des"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796479"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804388"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826552"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229206"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837400"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"451","DOI":"10.1109\/TVLSI.2003.812369","article-title":"Further improve circuit partitioning using GBAW logic perturbation techniques","volume":"11","author":"wu","year":"2003","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref34","first-page":"268","article-title":"A fast graph-based alternative wiring scheme for boolean networks","author":"wu","year":"2000","journal-title":"Proc Int Conf VLSI Des"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.640617"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.795224"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.552082"},{"key":"ref13","first-page":"711","article-title":"An Improved approach for alternative wire identification","author":"chen","year":"2005","journal-title":"Proc Int Conf Comput Des"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687545"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2058510"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837399"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386447"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796480"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.391740"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358021"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781333"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320087"},{"key":"ref3","year":"0","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref6","first-page":"193","article-title":"Symbolic model checking without BDDs","author":"biere","year":"1999","journal-title":"Proc Conf Tools and Algorithms for the Construction and Analysis of Systems"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1988.5293"},{"key":"ref5","first-page":"118","article-title":"Bounded model checking","volume":"58","author":"biere","year":"2003","journal-title":"Adv Comput"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355713"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391605"},{"key":"ref2","author":"abramovici","year":"1990","journal-title":"Design for Testability"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814239"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.3141"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"502","DOI":"10.1145\/37888.37963","article-title":"a topological search algorithm for atpg","author":"kirkland","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382542"},{"key":"ref24","first-page":"324","article-title":"Rewiring using irredundancy removal and addition","author":"lin","year":"2009","journal-title":"Proc Des Automat Test Eur"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.310903"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2006.258153"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6132613\/06132646.pdf?arnumber=6132646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:58Z","timestamp":1633909618000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6132646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":39,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2167327","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}