{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,7,8]],"date-time":"2023-07-08T11:28:16Z","timestamp":1688815696906},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/tcad.2011.2168526","type":"journal-article","created":{"date-parts":[[2012,1,30]],"date-time":"2012-01-30T21:18:53Z","timestamp":1327958333000},"page":"308-321","source":"Crossref","is-referenced-by-count":3,"title":["Physically-Aware &lt;formula formulatype=\"inline\"&gt;\n                     &lt;tex Notation=\"TeX\"&gt;$N$&lt;\/tex&gt; \n                  &lt;\/formula&gt;-Detect Test"],"prefix":"10.1109","volume":"31","member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510889"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/43.644620"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2000.902562"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1049\/el:19830156"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907255"},{"key":"ref30","first-page":"1","article-title":"A logic diagnosis methodology for improved localization and extraction of accurate defect behavior","author":"desineni","year":"2006","journal-title":"Proc Int Test Conf"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147186"},{"key":"ref36","first-page":"243","article-title":"Measurement and reduction of critical area using Voronoi diagrams","author":"maynard","year":"2005","journal-title":"Proc IEEEI\/SEMI Adv Semicond Manuf Conf Workshop"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/43.752929"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1996.571983"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/VTEST.2004.1299221","article-title":"An experimental study of <formula formulatype=\"inline\"><tex Notation=\"TeX\">$N$<\/tex><\/formula>-detect scan ATPG patterns on a processor","author":"venkataraman","year":"2004","journal-title":"Proc VLSI Test Symp"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743151"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437649"},{"key":"ref2","year":"2009","journal-title":"Test and Test Equipment"},{"key":"ref1","first-page":"1","article-title":"Defect-based test: A key enabler for successful migration to structural test","author":"sengupta","year":"1999","journal-title":"Intel Technol J"},{"key":"ref20","first-page":"1","article-title":"Test generation for interconnect opens","author":"lin","year":"2008","journal-title":"Proc Int Test Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766675"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041765"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.87"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/54.902820"},{"key":"ref26","first-page":"1","article-title":"On the saturation of <formula formulatype=\"inline\"><tex Notation=\"TeX\">$N$<\/tex> <\/formula>-detection test sets with increased N","author":"pomeranz","year":"2007","journal-title":"Proc Int Test Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.330"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041755"},{"key":"ref51","first-page":"1","article-title":"Achieving serendipitous <formula formulatype=\"inline\"><tex Notation=\"TeX\">$N$<\/tex><\/formula>-detect mark-offs in multi-capture-clock scan patterns","author":"bhargava","year":"2007","journal-title":"Proc Int Test Conf"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.49"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470717"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2113670"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355716"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628897"},{"key":"ref11","first-page":"278","article-title":"Transition faults in combinational circuits: Input transition test generation and fault simulation","author":"levendel","year":"1986","journal-title":"Proc Fault Tolerant Comput Symp"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20040141"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271091"},{"key":"ref14","first-page":"771","article-title":"Gate exhaustive testing","author":"cho","year":"2005","journal-title":"Proc Int Test Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271073"},{"key":"ref16","first-page":"634","article-title":"Physically-aware <formula formulatype=\"inline\"><tex Notation=\"TeX\">$N$<\/tex> <\/formula>-detect test pattern selection","author":"lin","year":"2008","journal-title":"Proc Des Automat Test Eur"},{"key":"ref17","first-page":"1","article-title":"Evaluating the effectiveness of physically-aware <formula formulatype=\"inline\"><tex Notation=\"TeX\">$N$<\/tex><\/formula>-detect test using real silicon","author":"lin","year":"2008","journal-title":"Proc Int Test Conf"},{"key":"ref18","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.30"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639727"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref6","first-page":"669","article-title":"Evaluation of the quality of <formula formulatype=\"inline\"><tex Notation=\"TeX\">$N$<\/tex> <\/formula>-detect scan ATPG patterns on a processor","author":"amyeen","year":"2004","journal-title":"Proc Int Test Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894222"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164111"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224020"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776000"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843860"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870836"},{"key":"ref45","year":"0","journal-title":"FastScan and FlexTest reference manual"},{"key":"ref48","year":"0","journal-title":"The Encounter Test Reference Manual"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337779"},{"key":"ref42","first-page":"94","article-title":"A new ATPG algorithm to limit test set size and achieve multiple detections of all faults","author":"lee","year":"2002","journal-title":"Proc Des Automat Test Eur"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670882"},{"key":"ref44","first-page":"425","article-title":"On the size and generation of minimal <formula formulatype=\"inline\"><tex Notation=\"TeX\">$N$<\/tex><\/formula>-detection tests","author":"kantipudi","year":"2006","journal-title":"Proc Int Conf VLSI Des"},{"key":"ref43","article-title":"An optimal test pattern selection method to improve the defect coverage","author":"tian","year":"2005","journal-title":"Proc Int Test Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6132613\/06132651.pdf?arnumber=6132651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:26Z","timestamp":1633909646000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6132651\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":55,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2168526","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}