{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T16:32:10Z","timestamp":1775579530818,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/tcad.2011.2170070","type":"journal-article","created":{"date-parts":[[2012,1,30]],"date-time":"2012-01-30T21:18:53Z","timestamp":1327958333000},"page":"322-326","source":"Crossref","is-referenced-by-count":3,"title":["Multipattern Scan-Based Test Sets With Small Numbers of Primary Input Sequences"],"prefix":"10.1109","volume":"31","author":[{"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894198"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990313"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050064"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.952743"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1128","DOI":"10.1109\/43.406714","article-title":"Test application time reduction for sequential circuits with scan","volume":"14","author":"lee","year":"1995","journal-title":"IEEE Trans Comput -Aided Des"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437648"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556969"},{"key":"ref5","first-page":"51","article-title":"Forming multicycle tests for delay faults by concatenating broadside tests","author":"pomeranz","year":"2010","journal-title":"Proc Very Large Scale Integration (VLSI) Test Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.12"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776000"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6132613\/06132654.pdf?arnumber=6132654","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:24Z","timestamp":1633909644000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6132654\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":14,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2170070","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}