{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T23:26:35Z","timestamp":1771025195766,"version":"3.50.1"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/tcad.2011.2170568","type":"journal-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T20:16:04Z","timestamp":1329941764000},"page":"418-431","source":"Crossref","is-referenced-by-count":51,"title":["Intelligent Hotspot Prediction for Network-on-Chip-Based Multicore Systems"],"prefix":"10.1109","volume":"31","author":[{"given":"Elena","family":"Kakoulli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vassos","family":"Soteriou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Theocharis","family":"Theocharides","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/12.936230"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.19"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297677"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253765"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-004-0413-4"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref36","first-page":"73","article-title":"Flit-reservation flow-control","author":"peh","year":"2000","journal-title":"Proc 1st IEEE Symp High-performance Comput Arch"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484871"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147125"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.102"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ANN.1991.213472"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1113\/jphysiol.1952.sp004764"},{"key":"ref21","first-page":"14","article-title":"A novel strategy for controlling hot-spot congestion","author":"ho","year":"1989","journal-title":"Proc 29th IEEE Int Conf Parallel Process"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996638"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.50"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/2.485891"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref11","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"432","DOI":"10.1145\/1080695.1070006","article-title":"Near-optimal worst-case throughput routing for two dimensional mesh networks","author":"seo","year":"2005","journal-title":"Proc 32nd IEEE\/ACM Int Symp Comput Architect"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.49"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.1"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.211888"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref17","first-page":"477","article-title":"Implementation and evaluation of on-chip network architectures","author":"gratz","year":"2006","journal-title":"Proc 24th IEEE Int Conf Comput Des"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1999.832609"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1879003"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629498"},{"key":"ref8","first-page":"948","article-title":"Congestion-controlled best-effort communication for networks-on-chip","author":"van den brand","year":"2007","journal-title":"Proc ACM\/IEEE Des Automat Test Eur Conf Exhibit"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"Elsevier - Journal of Systems Architecture"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594642"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1854153.1854178"},{"key":"ref45","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/1028176.1006733","article-title":"Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ILP and streams","author":"taylor","year":"2004","journal-title":"Proc IEEE\/ACM Int Symp Computer Architecture"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.8"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/SBRN.2000.889733"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.10"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859641"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2001.952279"},{"key":"ref43","year":"0"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6152296\/06152782.pdf?arnumber=6152782","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:19Z","timestamp":1633909639000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6152782\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":49,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2170568","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,3]]}}}