{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:22:43Z","timestamp":1761578563221},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tcad.2011.2170569","type":"journal-article","created":{"date-parts":[[2012,3,27]],"date-time":"2012-03-27T22:05:32Z","timestamp":1332885932000},"page":"620-629","source":"Crossref","is-referenced-by-count":16,"title":["Efficient Built-In Self-Repair Techniques for Multiple Repairable Embedded RAMs"],"prefix":"10.1109","volume":"31","author":[{"family":"Shyue-Kung Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhen-Yu Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yi-Ming Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiann-Liang Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1135","DOI":"10.1109\/TVLSI.2007.903940","article-title":"ProTaR: An infrastructure IP for repairing RAMs in SOCs","volume":"15","author":"huang","year":"2007","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594763"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051981"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727027"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref16","first-page":"68","article-title":"A simulator for evaluating redundancy analysis algorithms of repairable embedded memories","author":"huang","year":"2002","journal-title":"Proc IEEE Int Workshop MTDT"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.44511"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805645"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.46807"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270863"},{"key":"ref6","first-page":"31","article-title":"Efficient built-in redundancy analysis for embedded memories with 2-D redundancy","volume":"14","author":"lu","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref5","first-page":"222","article-title":"On the repair of redundant RAM's","volume":"cad 6","author":"wey","year":"1987","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743312"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008996"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"},{"key":"ref9","first-page":"1","article-title":"A reconfigurable built-in self-repair scheme for multiple repairable RAMs in SOCs","author":"tseng","year":"2006","journal-title":"Proc ITC"},{"key":"ref1","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.184849"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159742"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260988"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2003.1214373"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/54.922801"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6170951\/06170996.pdf?arnumber=6170996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:20Z","timestamp":1633909640000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6170996\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":25,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2170569","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}