{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T08:05:34Z","timestamp":1649145934359},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/tcad.2011.2171183","type":"journal-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T20:16:04Z","timestamp":1329941764000},"page":"447-451","source":"Crossref","is-referenced-by-count":2,"title":["Early Analysis of Critical Faults: An Approach to Test Generation From Formal Specifications"],"prefix":"10.1109","volume":"31","author":[{"given":"Sourasis","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ansuman","family":"Banerjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"82","article-title":"Vacuity detection in temporal model checking","volume":"1703","author":"kupferman","year":"1999","journal-title":"Proc CHARME"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2010.26"},{"key":"ref13","year":"0","journal-title":"Yices An SMT Solver"},{"key":"ref4","author":"clarke","year":"1999","journal-title":"Model checking"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.32"},{"key":"ref6","first-page":"146","article-title":"Using model checking to generate test from requirements specifications","author":"gargantini","year":"1999","journal-title":"Proc ESEC\/SIGSOFT FSE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629963"},{"key":"ref8","first-page":"327","article-title":"A temporal logic based theory of test coverage and generation","author":"hong","year":"2002","journal-title":"Proc TACAS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925790"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-75596-8_13"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFEM.1998.730569"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781330"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6152296\/06152773.pdf?arnumber=6152773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:26Z","timestamp":1633909946000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6152773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":13,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2171183","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,3]]}}}