{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T23:00:09Z","timestamp":1649199609119},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/tcad.2011.2171184","type":"journal-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T20:16:04Z","timestamp":1329941764000},"page":"442-446","source":"Crossref","is-referenced-by-count":9,"title":["Efficient Trace Signal Selection for Silicon Debug by Error Transmission Analysis"],"prefix":"10.1109","volume":"31","author":[{"given":"Joon-Sung","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nur A.","family":"Touba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146917"},{"key":"ref11","first-page":"264","article-title":"A voltage-frequency island aware energy optimization framework for networks-on-chip","author":"jang","year":"2008","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref12","first-page":"665","article-title":"The crazy mixed up world of silicon debug","author":"josephson","year":"2004","journal-title":"Proc Custom Integr Circuits Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484858"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270834"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583986"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1145\/1391469.1391569","article-title":"ifra: instruction footprint recording and analysis for post-silicon bug localization in processors","author":"sung-boem park","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref17","year":"2005","journal-title":"The International Technology Roadmap for Semiconductors"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966625"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041815"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364595"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437613"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/296333.296347"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041762"},{"key":"ref7","year":"0","journal-title":"GLPK"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050194"},{"key":"ref1","article-title":"A new approach to silicon debug","author":"abramovici","year":"2005","journal-title":"Proc IEEE SDD Workshop"},{"key":"ref20","author":"wang","year":"0","journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability (Systems on Silicon)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.41"},{"key":"ref21","first-page":"262","article-title":"On signal tracing in post-silicon validation","author":"xu","year":"2009","journal-title":"Proc DATE"},{"key":"ref24","article-title":"Software solutions to automating data analysis and acquisition setup in silicon debug","author":"yang","year":"2010","journal-title":"Proc IEEE SDD Workshop"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2006.9"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6152296\/06152784.pdf?arnumber=6152784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:26Z","timestamp":1633909946000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6152784\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":25,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2171184","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,3]]}}}