{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T03:18:49Z","timestamp":1761967129472,"version":"build-2065373602"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/tcad.2011.2172610","type":"journal-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T20:16:04Z","timestamp":1329941764000},"page":"404-417","source":"Crossref","is-referenced-by-count":12,"title":["Recovery-Driven Design: Exploiting Error Resilience in Design of Energy-Efficient Processors"],"prefix":"10.1109","volume":"31","author":[{"given":"A. B.","family":"Kahng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Seokhyeong Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Sartori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Synopsys Design Compiler User's Manual","year":"0","key":"ref39"},{"journal-title":"Sun OpenSPARC Project","year":"0","key":"ref38"},{"key":"ref33","first-page":"2864","article-title":"Heuristic and exact algorithms for the disjunctively constrained knapsack problem","volume":"43","author":"yamada","year":"2002","journal-title":"Inform Process Soc Japan J"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1023\/B:VISI.0000013087.49260.fb"},{"key":"ref31","first-page":"819","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"2006","journal-title":"Proc Annu Comput Measure Group Conf"},{"key":"ref30","first-page":"282","article-title":"A 45 nm resilient and adaptive microprocessor core for dynamic variation tolerance","author":"tschanz","year":"2010","journal-title":"Proc Int Solid-State Circuits Conf"},{"journal-title":"Cadence SOCEncounter User's Manual","year":"0","key":"ref37"},{"journal-title":"Cadence LC User's Manual","year":"0","key":"ref36"},{"journal-title":"Cadence NC-Verilog User's Manual","year":"0","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798256"},{"journal-title":"Synopsys PrimeTime User's Manual","year":"0","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.13"},{"key":"ref12","first-page":"327","article-title":"Selective gate-length biasing for cost-effective runtime leakage control","author":"gupta","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857313"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484007"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313834"},{"journal-title":"Intel Atom Processor z5xx Series","year":"2008","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419690"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416652"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837481"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/92.994980"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629945"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243978"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158121"},{"key":"ref29","first-page":"761","article-title":"Tradeoffs between gate oxide leakage and delay for dual <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$T_{ox}$<\/tex><\/formula> circuits","author":"sultania","year":"2004","journal-title":"Proc ACM\/IEEE Des Automat Conf"},{"journal-title":"OpenSPARC T1 Architectural Transplants","year":"2007","author":"chung","key":"ref5"},{"key":"ref8","first-page":"326","article-title":"Tilos: A polynomial programming approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"Proc ACM\/IEEE Int Conf Comput -Aided Des"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref2","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896305"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466113"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840920"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref24","article-title":"Fluid NMR: Performing power\/reliability tradeoffs for applications with error tolerance","author":"sartori","year":"2009","journal-title":"Proc Workshop Power Aware Comput Syst"},{"journal-title":"Experimental Results for All Testcases (Full Version)","year":"0","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457181"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837491"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785533"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6152296\/06152777.pdf?arnumber=6152777","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:22Z","timestamp":1633909942000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6152777\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":41,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2172610","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2012,3]]}}}