{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:25:04Z","timestamp":1751034304178},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/tcad.2011.2173490","type":"journal-article","created":{"date-parts":[[2012,1,30]],"date-time":"2012-01-30T21:18:53Z","timestamp":1327958333000},"page":"205-216","source":"Crossref","is-referenced-by-count":19,"title":["Obstacle-Aware Clock-Tree Shaping During Placement"],"prefix":"10.1109","volume":"31","author":[{"given":"Dong-Jin","family":"Lee","sequence":"first","affiliation":[]},{"given":"Igor L.","family":"Markov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378498"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1145\/299996.300044","article-title":"Congestion minimization during placement","author":"wang","year":"1999","journal-title":"Proc ISPD"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382642"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654229"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.67789"},{"key":"ref12","first-page":"1468","article-title":"Contango: Integrated optimization of SoC clock networks","author":"lee","year":"2010","journal-title":"Proc DATE"},{"key":"ref13","author":"lee","year":"2011","journal-title":"The CLKISPD'05 Benchmark Suite"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653738"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1109\/ICASIC.2001.982512","article-title":"CEP: A clock-driven ECO placement algorithm for standard-cell layout","author":"liu","year":"2001","journal-title":"Proc Asic"},{"key":"ref16","first-page":"467","article-title":"A dual-MST approach for clock network synthesis","author":"lu","year":"2010","journal-title":"Proc ASPDAC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065628"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055182"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1145\/277044.277227","article-title":"Reducing power in high-performance microprocessors","author":"tiwari","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065791"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735058"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654155"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.668981"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357975"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981097"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119938"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123055"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-8440-3_8"},{"key":"ref1","author":"alpert","year":"2009","journal-title":"Handbook of Algorithms for Physical Design Automation"},{"key":"ref20","year":"2009","journal-title":"Open Cell Library v2009 07"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270312"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.924825"},{"key":"ref24","first-page":"395","article-title":"Blockage-avoiding buffered clock-tree synthesis for clock latency-range and skew minimization","author":"shih","year":"2010","journal-title":"Proc ASPDAC"},{"key":"ref23","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1145\/127601.127707","article-title":"Analytical placement: a linear or a quadratic objective function?","author":"sigl","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6132613\/06132650.pdf?arnumber=6132650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,14]],"date-time":"2023-06-14T04:42:16Z","timestamp":1686717736000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6132650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":32,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2173490","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}