{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:42:42Z","timestamp":1780674162393,"version":"3.54.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/tcad.2011.2174640","type":"journal-article","created":{"date-parts":[[2012,1,30]],"date-time":"2012-01-30T21:18:53Z","timestamp":1327958333000},"page":"228-241","source":"Crossref","is-referenced-by-count":40,"title":["Assembling 2-D Blocks Into 3-D Chips"],"prefix":"10.1109","volume":"31","author":[{"given":"Johann","family":"Knechtel","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Igor L.","family":"Markov","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jens","family":"Lienig","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/0196-6774(83)90012-3"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2099590"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687434"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"576","DOI":"10.1145\/1278480.1278626","article-title":"cad implications of new interconnect technologies","author":"scheffer","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref31","year":"2010","journal-title":"3D ICs with TSVs Design Challenges and Requirements"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/43.828553"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5074079"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617464"},{"key":"ref35","first-page":"220","article-title":"Strategies for improving the parametric yield and profits of 3D ICs","author":"ferri","year":"2007","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1007\/978-1-4419-0784-4_3","author":"jain","year":"2010","journal-title":"Systems Circuits and Integration"},{"key":"ref40","author":"papadimitriou","year":"1998","journal-title":"Combinatorial Optimization Algorithms and Complexity"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601912"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653703"},{"key":"ref13","first-page":"166","article-title":"TSV redundancy: Architecture and design issues in 3D IC","author":"hsieh","year":"2010","journal-title":"Proc Des Automat Test Eur"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050012"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090339"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687519"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.233"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572485"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120899"},{"key":"ref27","article-title":"Test strategies for 3D die stacked integrated circuits","author":"lewis","year":"2009","journal-title":"Proc Workshop 3D Integr Technol Architecture Des Autom Test in Conjunction with Des Autom Test Eur"},{"key":"ref3","year":"2010","journal-title":"3D Chips (3D IC) A Global Market Report"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1007\/978-1-4419-0784-4_4","author":"cong","year":"2010","journal-title":"Systems Circuits and Integration"},{"key":"ref29","first-page":"639","article-title":"Layout effects in fine-grain 3-D integrated regular microprocessorblocks","author":"nandakumar","year":"2011","journal-title":"Proc Des Automat Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123048"},{"key":"ref7","first-page":"590","article-title":"3D-STAF: Scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits","author":"zhou","year":"2007","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref2","year":"2009","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796505"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024774"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090331"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1391962.1391975"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810285"},{"key":"ref47","first-page":"214","article-title":"Applications driving 3-D integration and corresponding manufacturingchallenges","author":"topaloglu","year":"2011","journal-title":"Proc Des Automat Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837476"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505392"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572486"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(81)90111-3"},{"key":"ref23","first-page":"42","article-title":"Signal integrity analysis and optimiza- tion for 3D ICs","author":"liu","year":"2011","journal-title":"Proc IEEE Int Symp Quality Electron Des"},{"key":"ref44","author":"sapatnekar","year":"2004","journal-title":"Timing"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142159"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6132613\/06132649.pdf?arnumber=6132649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:52Z","timestamp":1633909972000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6132649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":47,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2174640","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}