{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T11:33:33Z","timestamp":1648726413463},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tcad.2011.2175391","type":"journal-article","created":{"date-parts":[[2012,3,27]],"date-time":"2012-03-27T22:05:32Z","timestamp":1332885932000},"page":"630-643","source":"Crossref","is-referenced-by-count":5,"title":["Reproduction and Detection of Board-Level Functional Failure"],"prefix":"10.1109","volume":"31","author":[{"given":"Hongxia","family":"Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyuan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinli","family":"Gu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639630"},{"key":"ref11","first-page":"124","article-title":"Clock controller design in SuperSPARC II microprocessor","author":"hao","year":"1995","journal-title":"Proc IEEE Int Conf Comput Des"},{"key":"ref12","first-page":"175","article-title":"Structured design-for-debug-the SuperSPARC II methodology and implementation","author":"hao","year":"1995","journal-title":"Proc ITC"},{"key":"ref13","first-page":"1","article-title":"DFX of a 3rd generation, 16-core\/32-thread ultraSPARC CMT microprocessor","author":"parulkar","year":"2008","journal-title":"Proc ITC"},{"key":"ref14","year":"2010","journal-title":"System and method for executing functional scanning in an integrated circuit environment"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1535","DOI":"10.1109\/TCAD.2005.857379","article-title":"Pseudo-functional testing","volume":"25","author":"lin","year":"2006","journal-title":"IEEE Trans Comput -Aided Des"},{"key":"ref16","first-page":"389","article-title":"Efficient ATPG for design validation based on partitioned state exploration histories","author":"wu","year":"2004","journal-title":"Proc VTS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.859512"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915045"},{"key":"ref19","first-page":"1","article-title":"A model based automated debug process","author":"manley","year":"2002","journal-title":"Proc IEEE Board Test Workshop"},{"key":"ref4","first-page":"368","article-title":"Fault dictionary compression: Recognizing when a fault may be unambiguously represented with a single failure detetion","author":"tulloss","year":"1980","journal-title":"Proc ITC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583984"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643595"},{"key":"ref5","first-page":"696","article-title":"The modern fault dictionary","author":"richman","year":"1985","journal-title":"Proc ITC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.238683"},{"key":"ref7","first-page":"409","article-title":"Design for board and system level structural test and diagnosis","author":"vo","year":"2006","journal-title":"Proc ITC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041860"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894231"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.41"},{"key":"ref20","author":"west","year":"2001","journal-title":"Introduction to Graph Theory"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355715"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1137\/0201010"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6170951\/06171058.pdf?arnumber=6171058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:00Z","timestamp":1633909980000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6171058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":22,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2175391","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}