{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:31Z","timestamp":1763468071970},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tcad.2011.2177458","type":"journal-article","created":{"date-parts":[[2012,3,27]],"date-time":"2012-03-27T22:05:32Z","timestamp":1332885932000},"page":"559-572","source":"Crossref","is-referenced-by-count":12,"title":["A Multistep Tag Comparison Method for a Low-Power L2 Cache"],"prefix":"10.1109","volume":"31","author":[{"given":"Hyunsun","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunggu","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013272"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/514216.514219"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594276"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1007\/978-3-540-69338-3_4","article-title":"Applying decay to reduce dynamic power in set-associative caches","author":"keramidas","year":"2007","journal-title":"Proc Int Conf High-Performance Embedded Architectures Compilers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref15","year":"2008","journal-title":"Opensparc T2 System-on-chip (SoC) Microarchitecture Specification"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.4"},{"key":"ref17","first-page":"214","article-title":"Dynamic zero compression for cache energy reduction","author":"villa","year":"2000","journal-title":"Proc Int Symp Microarchitecture"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref28","year":"0","journal-title":"Hierarchical word line scheme with decoded block selecting signals and layout method of the same"},{"key":"ref4","year":"2011","journal-title":"CoreLink CCI-400 Cache Coherent Interconnect (CCI)"},{"key":"ref27","year":"2009","journal-title":"CACTI 6 5"},{"key":"ref3","year":"2007","journal-title":"PL310 Cache Controller Technical Reference Manual"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/313817.313948","article-title":"Way-predicting set-associative cache for high performance and low energy consumption","author":"inoue","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450173"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997880"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"ref2","year":"2011","journal-title":"The Apple iPad2 Review"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594275"},{"key":"ref1","year":"2004","journal-title":"Snapdragon Dual Core CPU Processor"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.6"},{"key":"ref21","first-page":"209","article-title":"Timekeeping in the memory system: Predicting and optimizing memory behavior","author":"hu","year":"2002","journal-title":"Proc ISCA"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1145\/1105734.1105748","article-title":"DRAMsim: A memory system simulator","volume":"33","author":"wang","year":"2005","journal-title":"ACM SIGARCH Comput Architecture News"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6170951\/06171055.pdf?arnumber=6171055","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:55Z","timestamp":1633909915000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6171055\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":29,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2177458","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}