{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,25]],"date-time":"2026-08-25T15:31:09Z","timestamp":1787671869079,"version":"build-2736575974"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/tcad.2011.2179037","type":"journal-article","created":{"date-parts":[[2012,4,20]],"date-time":"2012-04-20T15:54:54Z","timestamp":1334937294000},"page":"779-789","source":"Crossref","is-referenced-by-count":4,"title":["Hardware Acceleration for Constraint Solving for Random Simulation"],"prefix":"10.1109","volume":"31","author":[{"given":"Tobias","family":"Welp","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nathan","family":"Kitchen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andreas","family":"Kuehlmann","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823348"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270852"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"487","DOI":"10.1007\/978-3-540-70545-1_46","article-title":"Application of formal word-level analysis to constrained random simulation","author":"kim","year":"2008","journal-title":"Comput Aided Verif"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.102"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/368273.368557"},{"key":"ref15","first-page":"670","article-title":"Towards efficient sampling: Exploiting random walk strategies","author":"wei","year":"2004","journal-title":"Proc Nat Conf Artif Intell"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02658-4_34"},{"key":"ref17","first-page":"521","article-title":"Local search strategies for satisfiability testing","author":"selman","year":"1993","journal-title":"Proc 2nd DIMACS Challenge Cliques Color Satisfiab"},{"key":"ref18","first-page":"661","article-title":"On the run-time behaviour of stochastic local search algorithms for SAT","author":"hoos","year":"1999","journal-title":"Proc AAAI"},{"key":"ref19","author":"welp","year":"0","journal-title":"Triangle Example"},{"key":"ref4","first-page":"193","article-title":"Symbolic model checking without BDDs","author":"biere","year":"1999","journal-title":"Proc 5th Int Conf TACAS"},{"key":"ref3","author":"sutherland","year":"2003","journal-title":"SystemVerilog For Design A Guide to Using SystemVerilog for Hardware Design and Modeling"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1018946526109"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397275"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050188"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782036"},{"key":"ref2","author":"iman","year":"2004","journal-title":"The e Hardware Verification Language"},{"key":"ref1","author":"grtker","year":"2002","journal-title":"System Design with SystemC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810715"},{"key":"ref20","author":"kitchen","year":"2010","journal-title":"Markov chain Monte Carlo stimulus generation for constrained random simulation"},{"key":"ref22","author":"wile","year":"2005","journal-title":"Comprehensive Functional Verification The Complete Industry Cycle"},{"key":"ref21","year":"2011","journal-title":"7 Series FPGAs Overview"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6185728\/06186869.pdf?arnumber=6186869","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:58Z","timestamp":1633909918000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6186869\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":22,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2179037","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}