{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T22:45:52Z","timestamp":1747867552931},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/tcad.2011.2179039","type":"journal-article","created":{"date-parts":[[2012,4,20]],"date-time":"2012-04-20T15:54:54Z","timestamp":1334937294000},"page":"703-716","source":"Crossref","is-referenced-by-count":16,"title":["Native-Conflict and Stitch-Aware Wire Perturbation for Double Patterning Technology"],"prefix":"10.1109","volume":"31","author":[{"family":"Shao-Yun Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Szu-Yu Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yao-Wen Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"gerez","year":"1999","journal-title":"Algorithms for VLSI Design Automation"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1137\/0216026"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687510"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2079990"},{"key":"ref14","year":"0","journal-title":"IWLS 2005 Benchmarks"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048374"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"69221e","DOI":"10.1117\/12.773575","article-title":"Sources of overlay error in double patterning integration schemes","volume":"6922","author":"laidler","year":"2008","journal-title":"Proc SPIE"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"634922","DOI":"10.1117\/12.692921","article-title":"Application challenges with double patterning technology (DPT) beyond 45 nm","volume":"6349","author":"park","year":"2006","journal-title":"Proc SPIE"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"67301l","DOI":"10.1117\/12.746689","article-title":"Pattern split rules! A feasibility study of rule based pitch decomposition for double patterning","volume":"6730","author":"van oosten","year":"2007","journal-title":"Proc SPIE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1137\/0201010"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"69243m","DOI":"10.1117\/12.773107","article-title":"Development of layout split algorithms and printability evaluation for double patterning technology","volume":"6924","author":"chiou","year":"2008","journal-title":"Proc SPIE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654200"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/355984.355988"},{"key":"ref5","first-page":"506","article-title":"Double patterning technology friendly detailed routing","author":"cho","year":"2008","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270329"},{"key":"ref7","author":"diestel","year":"2000","journal-title":"Graph Theory"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.828546"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"65211k","DOI":"10.1117\/12.712773","article-title":"Double pattern EDA solutions for 32 nm HP and beyond","volume":"6521","author":"bailey","year":"2007","journal-title":"Proc SPIE"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"652109","DOI":"10.1117\/12.712139","article-title":"Double patterning design split implementation and validation for the 32 nm node","volume":"6521","author":"drapeau","year":"2007","journal-title":"Proc SPIE"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1117\/3.401208"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419807"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735054"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654070"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035577"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6185728\/06186851.pdf?arnumber=6186851","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:58Z","timestamp":1633909918000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6186851\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":24,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2179039","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}