{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T14:11:50Z","timestamp":1781619110395,"version":"3.54.5"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/tcad.2011.2181510","type":"journal-article","created":{"date-parts":[[2012,5,25]],"date-time":"2012-05-25T18:45:34Z","timestamp":1337971534000},"page":"930-940","source":"Crossref","is-referenced-by-count":21,"title":["Cost-Efficient Built-In Redundancy Analysis With Optimal Repair Rate for RAMs"],"prefix":"10.1109","volume":"31","author":[{"given":"Ting-Ju","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jin-Fu","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tsu-Wei","family":"Tseng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","first-page":"175","article-title":"Defect analysis system speeds test and repair of redundant memories","volume":"57","author":"tarr","year":"1984","journal-title":"Electronics"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2066587"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5032-4"},{"key":"ref30","first-page":"53","article-title":"A built-in redundancy-analysis scheme for RAMs with 2-D redundancy using 1-D local bitmap","author":"tseng","year":"2006","journal-title":"Proc Conf DATE"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.68123"},{"key":"ref35","first-page":"1","article-title":"A reconfigurable built-in self-repair scheme for multiple repairable RAMs in SOCs","author":"tseng","year":"2006","journal-title":"Proc ITC"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294737"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299258"},{"key":"ref11","first-page":"81","article-title":"An integrated ECC and redundancy repair scheme for memory reliability enhancement","author":"su","year":"2005","journal-title":"Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"742","DOI":"10.1109\/TVLSI.2005.848824","article-title":"A built-in self-repair design for RAMs with 2-D redundancies","volume":"13","author":"li","year":"2005","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.4"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1135","DOI":"10.1109\/TVLSI.2007.903940","article-title":"ProTaR: An infrastructure IP for repairing RAMs in SOCs","volume":"15","author":"huang","year":"2007","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref15","first-page":"1","article-title":"A shared parallel built-in self-repair scheme for random access memories in SOCs","author":"tseng","year":"2008","journal-title":"Proc ITC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061570"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022363"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.121"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2044846"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966724"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469625"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805645"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/TVLSI.2005.863189","article-title":"Efficient built-in redundancy analysis for embedded memories with 2-D redundancy","volume":"14","author":"lu","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805644"},{"key":"ref8","first-page":"366","article-title":"A processor-based built-in selfrepair design for embedded memories","author":"su","year":"2003","journal-title":"Proc 12th IEEE ATS"},{"key":"ref7","first-page":"588","article-title":"Dynamic data-bit memory built-in self-repair","author":"nicolaidis","year":"2003","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref2","first-page":"1112","article-title":"Built in self repair for embedded high density SRAM","author":"kim","year":"1998","journal-title":"Proc ITC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2003.1222364"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041777"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1731","DOI":"10.1109\/TCAD.2011.2160174","article-title":"Memory built-in self-repair planning framework for RAMs in SoCs","volume":"30","author":"hou","year":"2011","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261044"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005988"},{"key":"ref25","first-page":"91","article-title":"An integrated built-in self-test and repair approach for memories with 2-D redundancy","author":"ohler","year":"2007","journal-title":"Proc IEEE ETS"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6200426\/06200438.pdf?arnumber=6200438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:29Z","timestamp":1633909949000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6200438\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":36,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2181510","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}