{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,30]],"date-time":"2023-10-30T11:24:28Z","timestamp":1698665068957},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/tcad.2011.2181512","type":"journal-article","created":{"date-parts":[[2012,4,20]],"date-time":"2012-04-20T15:54:54Z","timestamp":1334937294000},"page":"662-675","source":"Crossref","is-referenced-by-count":4,"title":["Analysis of Digital Circuit Dynamic Behavior With Timed Ternary Decision Diagrams for Better-Than-Worst-Case Design"],"prefix":"10.1109","volume":"31","author":[{"given":"Lu","family":"Wan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1997.601404"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687430"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419690"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.251156"},{"key":"ref14","year":"2007","journal-title":"Cadence NCVerilog Simulator Help"},{"key":"ref15","first-page":"670","article-title":"Acyclic multi-way partitioning of Boolean networks","author":"cong","year":"1994","journal-title":"Proc DAC"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1145\/157485.164625","article-title":"circuit delay models and their exact computation using timed boolean functions","author":"lam","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580054"},{"key":"ref18","first-page":"9","article-title":"Multi-valued decision diagrams: Theory and applications","volume":"4","author":"kam","year":"1998","journal-title":"Multiple-Valued Logic"},{"key":"ref19","first-page":"608","article-title":"Edge-valued binary decision diagrams for multi-level hierarchical verification","author":"lai","year":"1992","journal-title":"Proc DAC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580061"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"644","DOI":"10.1145\/127601.127744","article-title":"Transition density, a stochastic measure of activity in digital circuits","author":"najm","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref6","first-page":"220","article-title":"PREDICT: Probabilistic estimation of digital circuit testability","author":"kaminska","year":"1985","journal-title":"Proc FTCS"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1145\/263272.263323","article-title":"Switching activity estimation using limited depth reconvergent path analysis","author":"costa","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629915"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233522"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120878"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798256"},{"key":"ref20","year":"2005","journal-title":"SIS Synthesis of Both Synchronous and Asynchronous Sequential Circuits"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6185728\/06186868.pdf?arnumber=6186868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:29Z","timestamp":1633909949000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6186868\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":20,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2181512","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}