{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:57:33Z","timestamp":1772042253767,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/tcad.2011.2181847","type":"journal-article","created":{"date-parts":[[2012,5,25]],"date-time":"2012-05-25T18:45:34Z","timestamp":1337971534000},"page":"950-957","source":"Crossref","is-referenced-by-count":4,"title":["Highly Efficient Test Response Compaction Using a Hierarchical X-Masking Technique"],"prefix":"10.1109","volume":"31","author":[{"given":"Thomas","family":"Rabenalt","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Richter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Poehl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Goessel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009166"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.40"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560044"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810304"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270902"},{"key":"ref13","first-page":"934","article-title":"Scalable selector architecture for X-tolerant deterministic BIST","author":"wohl","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.40"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437577"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.38"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.127"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386981"},{"key":"ref28","year":"2005","journal-title":"International Technology Roadmap for Semiconductors Test and Test Equipment"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437576"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090875"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823341"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159775"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.38"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260965"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584076"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.38"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.81"},{"key":"ref1","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907276"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70833"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006093"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.27"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035550"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229403"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584073"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6200426\/06200442.pdf?arnumber=6200442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:45Z","timestamp":1633909965000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6200442\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":32,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2181847","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}