{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T04:40:03Z","timestamp":1742964003509,"version":"3.40.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/tcad.2011.2181848","type":"journal-article","created":{"date-parts":[[2012,4,20]],"date-time":"2012-04-20T15:54:54Z","timestamp":1334937294000},"page":"717-725","source":"Crossref","is-referenced-by-count":18,"title":["An Effective Solution to Task Scheduling and Memory Partitioning for Multiprocessor System-on-Chip"],"prefix":"10.1109","volume":"31","author":[{"given":"Hassan","family":"Salamy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Ramanujam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348570"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"521","DOI":"10.3233\/EMC-2005-00051","article-title":"Heap data allocation to scratch-pad memory in embedded systems","volume":"1","author":"dominguez","year":"2005","journal-title":"J Embedded Comput"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502221"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998306"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/951746.951751"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012623"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.22"},{"key":"ref18","first-page":"401","article-title":"Integrated scratchpad memory optimization and task scheduling for MPSOC architecture","author":"suhendra","year":"2006","journal-title":"Proc Int Conf CASES"},{"journal-title":"ILOG CPLEX 8 1 Reference Manual","year":"0","key":"ref19"},{"journal-title":"Readings in Hardware\/Software Co-Design","year":"2002","author":"micheli","key":"ref4"},{"key":"ref3","first-page":"107","article-title":"Allocation and scheduling for MPSOC via decomposition and no-good generation","author":"benini","year":"2005","journal-title":"Proc IJCAI"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043323"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494343"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-007-9004-9"},{"key":"ref7","first-page":"37","article-title":"Partitioning and pipelined scheduling of embedded systems using integer linear programming","author":"kuang","year":"2005","journal-title":"Proc ICPADS"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1006\/jpdc.1999.1578","article-title":"Benchmarking and comparison of the task graph scheduling algorithms","volume":"59","author":"kwok","year":"1999","journal-title":"J Parallel Distributed Comput"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2003.1235677"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5107-2"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref21","first-page":"3","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE 4th Annu Workshop Workload Characterization"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6185728\/06186867.pdf?arnumber=6186867","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T04:07:06Z","timestamp":1742962026000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6186867\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":22,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2181848","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}