{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,13]],"date-time":"2024-08-13T13:15:54Z","timestamp":1723554954405},"reference-count":60,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/tcad.2012.2184108","type":"journal-article","created":{"date-parts":[[2012,5,25]],"date-time":"2012-05-25T18:45:34Z","timestamp":1337971534000},"page":"918-929","source":"Crossref","is-referenced-by-count":6,"title":["SLIDER: Simulation of Layout-Injected Defects for Electrical Responses"],"prefix":"10.1109","volume":"31","author":[{"given":"Wing Chiu","family":"Tam","sequence":"first","affiliation":[]},{"given":"R. D.","family":"Blanton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041765"},{"key":"ref38","author":"rokach","year":"2008","journal-title":"Data Mining with Decision Trees Theroy and Applications"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391567"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761181"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"515","DOI":"10.1145\/157485.165011","article-title":"fast hierarchical multi-level fault simulation of sequential circuits with switch-level accuracy","author":"meyer","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270127"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699231"},{"key":"ref36","author":"bishop","year":"2006","journal-title":"Pattern Recognition and Machine Learning"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484748"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870836"},{"key":"ref60","year":"2001","journal-title":"The Optissimo User Manual"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313302"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510886"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386987"},{"key":"ref2","first-page":"7","article-title":"Nanolithography and CAD challenges for 32 nm\/22 nm and beyond","author":"pan","year":"2008","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783779"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700604"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041766"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.28"},{"key":"ref24","first-page":"101","article-title":"Full-circuit SPICE simulation based validation of dynamic delay estimation","author":"ke","year":"2010","journal-title":"Proc Eur Test Symp"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557118"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529883"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/66.542167"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref51","year":"2009","journal-title":"The Cadence Encounter Reference Manual"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/331499.331504"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.41"},{"key":"ref57","first-page":"1","article-title":"A logic diagnosis methodology for improved localization and extraction of accurate defect behavior","author":"desineni","year":"2006","journal-title":"Proc Int Test Conf"},{"key":"ref56","year":"2009","journal-title":"The Cadence Encounter Test User Guide"},{"key":"ref55","year":"2009","journal-title":"TetraMAX ATGP User Guide"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref53","author":"lee","year":"1993","journal-title":"Atalanta An efficient ATPG for combinational circuits"},{"key":"ref52","year":"0","journal-title":"The MOSIS Service"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2010.5551472"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.11"},{"key":"ref40","author":"kundert","year":"2004","journal-title":"The Designer's Guide to Verilog-AMS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297715"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024740"},{"key":"ref14","year":"2011","journal-title":"Systemic diagnostics for increasing wafer yield"},{"key":"ref15","article-title":"Diagnosis-enhanced extraction of defect density and size distributions from digital logic ICs","author":"nelson","year":"2007","journal-title":"Proc SRC TECHCON"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699270"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.49"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.74"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700589"},{"key":"ref4","first-page":"54","article-title":"Novel technique to identify systematic and random defects during 65 nm and 45 nm process development for faster yield learning","author":"yeh","year":"2007","journal-title":"Proc IEEEI\/SEMI Adv Semicond Manuf Conf Workshop"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2005.1499984"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.37"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386963"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387327"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699239"},{"key":"ref49","first-page":"1929","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.94"},{"key":"ref46","author":"abercrombie","year":"2009","journal-title":"DFM for Non-PhD's-Part 3 Real Life Examples"},{"key":"ref45","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-21736-9","author":"wasserman","year":"2004","journal-title":"All of Statistics A Concise Course in Statistical Inference"},{"key":"ref48","year":"2010","journal-title":"The Calibre Pattern Matching User Manual"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782137"},{"key":"ref42","year":"2008","journal-title":"Extensible Markup Language (XML) 1 0"},{"key":"ref41","year":"2009","journal-title":"The Diva Reference Manual"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12619"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1049\/el:19830156"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6200426\/06200444.pdf?arnumber=6200444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,16]],"date-time":"2022-01-16T09:31:50Z","timestamp":1642325510000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6200444\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":60,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2184108","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}