{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T19:39:04Z","timestamp":1649101144845},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/tcad.2012.2185235","type":"journal-article","created":{"date-parts":[[2012,6,14]],"date-time":"2012-06-14T19:37:17Z","timestamp":1339702637000},"page":"1019-1030","source":"Crossref","is-referenced-by-count":3,"title":["Clock Gating Synthesis of Pulsed-Latch Circuits"],"prefix":"10.1109","volume":"31","author":[{"family":"Seungwhun Paik","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Inhak Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sangmin Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Youngsoo Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"2010","journal-title":"System and Method of Replacing Flip-flops with Pulsed Latches in Circuit Designs"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.24"},{"key":"ref12","year":"0","journal-title":"Opencores"},{"key":"ref13","first-page":"184","article-title":"Power reduction through clock gating by symbolic manipulation","author":"theeuwen","year":"1996","journal-title":"IFIP Workshop on Logic and Architecture Synthesis"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref15","year":"2010","journal-title":"IC Compiler Implementation User Guide"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837346"},{"key":"ref17","year":"2008","journal-title":"Design Compiler User Guide"},{"key":"ref18","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref19","year":"2009","journal-title":"NanoSim User Guide"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488543"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/323480.323482"},{"key":"ref5","year":"2010","journal-title":"Power Compiler User Guide"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1145\/1629911.1629957","article-title":"resurrecting infeasible clock-gating functions","author":"arbel","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391637"},{"key":"ref2","first-page":"140","article-title":"A 100 MHz, 0.4W RISC processor with 200 MHz multiply adder, using pulse-register technique","author":"kozu","year":"1996","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722182"},{"key":"ref9","article-title":"Pulse-latch approach reduces dynamic power","author":"shibatani","year":"2006","journal-title":"EE Times"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630154"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45716-X_45"},{"key":"ref21","author":"hinsberger","year":"1997","journal-title":"Approximative representation of Boolean functions by size controllable ROBDDs"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6218208\/06218237.pdf?arnumber=6218237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:27Z","timestamp":1633910007000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6218237\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":22,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2185235","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]}}}