{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T11:28:33Z","timestamp":1777548513696,"version":"3.51.4"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/tcad.2012.2187205","type":"journal-article","created":{"date-parts":[[2012,6,14]],"date-time":"2012-06-14T19:37:17Z","timestamp":1339702637000},"page":"1041-1049","source":"Crossref","is-referenced-by-count":6,"title":["Efficient Wakeup Scheduling Considering Both Resource Usage and Timing Budget for Power Gating Designs"],"prefix":"10.1109","volume":"31","author":[{"family":"Ming-Chao Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yiyu Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shih-Chieh Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1145\/1278480.1278502","article-title":"fine-grained sleep transistor sizing algorithm for leakage power minimization","author":"de-shiuan chiou","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010324"},{"key":"ref10","author":"sendra","year":"1998","journal-title":"Microelectronic Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231828"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146943"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"980","DOI":"10.1145\/1391469.1391716","article-title":"Power gating scheduling for power\/ground noise reduction","author":"hailin jiang","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref12","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual For System-on-Chip Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369748"},{"key":"ref7","first-page":"169","article-title":"Simultaneous control of power\/ground current, wakeup time and transistor overhead in power gated circuits","author":"lee","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref2","first-page":"323","author":"allen","year":"0","journal-title":"CMOS Analog Circuit Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373408"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891093"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6218208\/06218224.pdf?arnumber=6218224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:54:19Z","timestamp":1633910059000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6218224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":12,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2187205","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]}}}