{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T11:56:20Z","timestamp":1792756580810,"version":"4.5.0"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/tcad.2012.2187525","type":"journal-article","created":{"date-parts":[[2012,6,14]],"date-time":"2012-06-14T19:37:17Z","timestamp":1339702637000},"page":"1134-1139","source":"Crossref","is-referenced-by-count":11,"title":["ALMmap: Technology Mapping for FPGAs With Adaptive Logic Modules"],"prefix":"10.1109","volume":"31","author":[{"family":"Yu-Yi Liang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Tien-Yu Kuo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Shao-Huan Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Wai-Kei Mak","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534924"},{"key":"ref10","first-page":"354","article-title":"Combinational and sequential mapping with priority cuts","author":"mishchenko","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"ref11","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref5","year":"0","journal-title":"Stratix III Device Family Architecture"},{"key":"ref8","author":"liang","year":"2011","journal-title":"ALMmap Technology mapping for FPGAs with adaptive logic modules"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882119"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117208"},{"key":"ref9","year":"0","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref1","first-page":"135","article-title":"Improving FPGA performance and area using an adaptive logic module","author":"hutton","year":"2004","journal-title":"Proc FPL"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6218208\/06218225.pdf?arnumber=6218225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:54:16Z","timestamp":1633910056000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6218225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":11,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2187525","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]}}}