{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:53:32Z","timestamp":1767772412937},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/tcad.2012.2190069","type":"journal-article","created":{"date-parts":[[2012,7,13]],"date-time":"2012-07-13T11:57:53Z","timestamp":1342180673000},"page":"1145-1158","source":"Crossref","is-referenced-by-count":24,"title":["MARS: Matching-Driven Analog Sizing"],"prefix":"10.1109","volume":"31","author":[{"given":"Michael","family":"Eick","sequence":"first","affiliation":[]},{"given":"Helmut E.","family":"Graeb","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","author":"lee","year":"2004","journal-title":"The Design of CMOS Radio-Frequency Integrated Circuits"},{"key":"ref10","first-page":"166","article-title":"Automated analog circuits symmetrical layout constraint extraction by partition","volume":"1","author":"yi","year":"2003","journal-title":"Proc 5th Int Conf ASIC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337608"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097172"},{"key":"ref13","first-page":"31","article-title":"SubGemini: Identifying subcircuits using a fast subgraph isomorphism algorithm","author":"ohlrich","year":"1993","journal-title":"Proc ACM\/IEEE DAC"},{"key":"ref14","year":"2008","journal-title":"Signal flow driven circuit analysis and partitioning technique"},{"key":"ref15","first-page":"247","author":"wu","year":"2011","journal-title":"Analog-Aware Schematic Synthesis"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2005.1611454"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3962-9"},{"key":"ref18","author":"golumbic","year":"1980","journal-title":"Algorithmic Graph Theory and Perfect Graphs"},{"key":"ref19","author":"robinson","year":"1980","journal-title":"Digraphs Theory and Techniques"},{"key":"ref28","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.923728"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.945301"},{"key":"ref6","author":"laker","year":"1994","journal-title":"Design of Analog Integrated Circuits and Systems"},{"key":"ref29","year":"2010","journal-title":"Functional Verification of a Differential Operational Amplifier"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408818"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580089"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.489099"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563593"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.46777"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1956.275147"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159696"},{"key":"ref21","author":"schulte","year":"2010","journal-title":"Modeling and Programming with Gecode"},{"key":"ref24","author":"graeb","year":"2007","journal-title":"Analog Design Centering and Sizing"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852720"},{"key":"ref26","year":"2010","journal-title":"WiCkeD 6 3"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.273749"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6238386\/06238393.pdf?arnumber=6238393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T09:26:35Z","timestamp":1640251595000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6238393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":30,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2190069","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,8]]}}}