{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T12:04:04Z","timestamp":1648987444973},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/tcad.2012.2190825","type":"journal-article","created":{"date-parts":[[2012,7,13]],"date-time":"2012-07-13T11:57:53Z","timestamp":1342180673000},"page":"1222-1234","source":"Crossref","is-referenced-by-count":7,"title":["Variation-Aware Clock Network Design Methodology for Ultralow Voltage (ULV) Circuits"],"prefix":"10.1109","volume":"31","author":[{"given":"Xin","family":"Zhao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeremy R.","family":"Tolbert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814238"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.807888"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906477"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.494206"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2017645"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270316"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114920"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.831573"},{"key":"ref19","year":"0","journal-title":"FreePDK45 Metal Layers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195479"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911352"},{"key":"ref6","year":"0","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2039529"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810275"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2160753"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2144595"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.842538"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.602470"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6238386\/06238404.pdf?arnumber=6238404","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:19Z","timestamp":1633909879000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6238404\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":19,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2190825","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,8]]}}}