{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:47:03Z","timestamp":1759146423989},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tcad.2012.2191554","type":"journal-article","created":{"date-parts":[[2012,8,16]],"date-time":"2012-08-16T18:02:45Z","timestamp":1345140165000},"page":"1393-1404","source":"Crossref","is-referenced-by-count":12,"title":["Fast Timing-Model Independent Buffered Clock-Tree Synthesis"],"prefix":"10.1109","volume":"31","author":[{"given":"Xin-Wei","family":"Shih","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114920"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"322","DOI":"10.1145\/127601.127688","article-title":"High-performance clock routing based on recursive geometric matching","author":"kahng","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/407507"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653738"},{"key":"ref15","first-page":"389","article-title":"Minimizing clock latency range in robust clock tree synthesis","author":"liu","year":"2010","journal-title":"Proc Asia South Pacific Des Automat Conf"},{"key":"ref16","first-page":"467","article-title":"A dual-MST approach for clock network synthesis","author":"lu","year":"2010","journal-title":"Proc Asia South Pacific Des Automat Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628871"},{"key":"ref18","year":"0","journal-title":"Ngspice"},{"key":"ref19","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494154"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283704"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391653"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837297"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"612","DOI":"10.1145\/157485.165066","article-title":"a clustering-based optimization algorithm in zero-skew routings","author":"edahiro","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref7","first-page":"569","article-title":"Minimum skew and minimum path length routing in VLSI layout design","volume":"32","author":"edahiro","year":"1991","journal-title":"NEC Res Develop"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227749"},{"key":"ref9","year":"2009","journal-title":"IBM Fellow Moore's Law Defunct"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270316"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483951"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837296"},{"key":"ref21","first-page":"395","article-title":"Blockage-avoiding buffered clock-tree synthesis for clock latency-range and skew minimization","author":"shih","year":"2010","journal-title":"Proc Asia South Pacific Des Automat Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.602470"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514965"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653732"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185269"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6269957\/06269968.pdf?arnumber=6269968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T15:13:47Z","timestamp":1510672427000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6269968\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":26,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2191554","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}