{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:17:58Z","timestamp":1764173878893},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tcad.2012.2192477","type":"journal-article","created":{"date-parts":[[2012,8,16]],"date-time":"2012-08-16T18:02:45Z","timestamp":1345140165000},"page":"1379-1392","source":"Crossref","is-referenced-by-count":21,"title":["DRE: A Framework for Early Co-Evaluation of Design Rules, Technology Choices, and Layout Methodologies"],"prefix":"10.1109","volume":"31","author":[{"given":"Rani S.","family":"Ghaida","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"61560t","DOI":"10.1117\/12.658129","article-title":"Lithography simulation-based full-chip design analyses","volume":"6156","author":"gupta","year":"2006","journal-title":"Proc SPIE"},{"key":"ref38","first-page":"823","article-title":"Modeling and analysis of non-rectangular gate for postlithography circuit simulation","author":"singhal","year":"2007","journal-title":"Proc Des Autom Conf"},{"key":"ref33","first-page":"135","article-title":"Yield modeling and BEOL fundamentals","author":"de gyvez","year":"2001","journal-title":"Proc IEEE SLIP"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270112"},{"key":"ref31","year":"0","journal-title":"Eyes Semiconductor Yield Estimation Tool"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1117\/12.773014"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483998"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.24"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/5.705525"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1147\/rd.276.0549"},{"key":"ref28","year":"0","journal-title":"Nangate Open Cell Library v1 2"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585498"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722223"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1117\/12.771149"},{"key":"ref1","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483997"},{"key":"ref22","year":"0","journal-title":"FreePDK45"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"70280o","DOI":"10.1117\/12.793031","article-title":"Yield-centric layout optimization with precise quantification of lithographic yield loss","volume":"7028","author":"kobayashi","year":"2008","journal-title":"Proc SPIE"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1117\/12.658982"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"72750a","DOI":"10.1117\/12.814701","article-title":"Simplify to survive, prescriptive layouts ensure profitable scaling to 32 nm and beyond","volume":"7275","author":"liebmann","year":"2009","journal-title":"Proc SPIE"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.55207"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1002\/nav.3800020109"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640026"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1117\/12.538242","article-title":"High-performance circuit design for the RET-enabled 65 nm technology node","volume":"5379","author":"liebmann","year":"2004","journal-title":"Proc SPIE"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233585"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1117\/12.801593"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391700"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884070"},{"key":"ref15","first-page":"311","article-title":"Toward a methodology for manufacturability-driven design rule exploration","author":"capodlieci","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1117\/12.793117"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"727517","DOI":"10.1117\/12.814347","article-title":"Developing DRC plus rules through 2-D pattern extraction and clustering techniques","volume":"7275","author":"dai","year":"2009","journal-title":"Proc SPIE"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"72750d","DOI":"10.1117\/12.814197","article-title":"Exploration of complex metal 2D design rules using inverse lithography","volume":"7275","author":"chang","year":"2009","journal-title":"Proc SPIE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687513"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.814041"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"69210h","DOI":"10.1117\/12.772469","article-title":"EBDW technology for EB shuttle at 65 nm node and beyond","volume":"6921","author":"maruyama","year":"2008","journal-title":"Proc SPIE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4659384"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1117\/12.784107"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"69240r","DOI":"10.1117\/12.771914","article-title":"Double-patterning requirements for optical lithography and prospects for optical extension without double patterning","volume":"6924","author":"hazelton","year":"2008","journal-title":"Proc SPIE"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"65211k","DOI":"10.1117\/12.712773","article-title":"Double pattern EDA solutions for 32 nm HP and beyond","volume":"6521","author":"bailey","year":"2007","journal-title":"Proc SPIE"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479839"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1117\/12.758963"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1117\/12.692949"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2076305"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1117\/12.711530"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391598"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219125"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1117\/12.772875"},{"key":"ref44","author":"wallow","year":"2009","journal-title":"Logic Double Patterning at Pitches Below 80 nm Presentation in Sokudo Lithography Forum Semicon West"},{"key":"ref43","year":"0","journal-title":"Opencores"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6269957\/06269964.pdf?arnumber=6269964","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T15:13:48Z","timestamp":1510672428000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6269964\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":49,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2192477","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}