{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T11:55:43Z","timestamp":1792756543067,"version":"4.5.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tcad.2012.2192478","type":"journal-article","created":{"date-parts":[[2012,8,16]],"date-time":"2012-08-16T18:02:45Z","timestamp":1345140165000},"page":"1305-1318","source":"Crossref","is-referenced-by-count":10,"title":["FPGA Power Reduction by Guarded Evaluation Considering Logic Architecture"],"prefix":"10.1109","volume":"31","author":[{"given":"Chirag","family":"Ravishankar","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason H.","family":"Anderson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew","family":"Kennings","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560122"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2008.4616899"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534924"},{"key":"ref14","first-page":"1","article-title":"A power optimization toolbox for logic synthesis and mapping","author":"jang","year":"2009","journal-title":"Proc IEEE Int Workshop Logic Synthesis"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159755"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"ref28","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks Version 3 0"},{"key":"ref4","first-page":"85","article-title":"The effect of LUT and cluster size on deep-submicro FPGA performance and density","author":"ahmed","year":"2002","journal-title":"Proc ACM\/SIGDA Int Symp Field Programmable Gate Arrays"},{"key":"ref27","year":"2007","journal-title":"Virtex-5 FPGA data sheet"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240878"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723141"},{"key":"ref5","year":"2008","journal-title":"Stratix-III FPGA Family Data Sheet"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722215"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272537"},{"key":"ref2","year":"2009","journal-title":"Quartus-II University Interface Program"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Proc Int Workshop Field-Programmable Logic Applicat"},{"key":"ref1","author":"mishchenko","year":"2009","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"ref22","first-page":"354","article-title":"Combinational and sequential mapping with priority cuts","author":"mishchenko","year":"2007","journal-title":"Proc IEEE Int Conf Comput -Aided Des"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508152"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.273753"},{"key":"ref23","first-page":"312","article-title":"A flexible power model for FPGAs","author":"poon","year":"2002","journal-title":"Proc Intl Conf Field Programmable Logic and Appl"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.728924"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6269957\/06269965.pdf?arnumber=6269965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T15:13:48Z","timestamp":1510672428000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6269965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":28,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2192478","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}