{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,28]],"date-time":"2026-06-28T21:17:23Z","timestamp":1782681443402,"version":"3.54.5"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tcad.2012.2193578","type":"journal-article","created":{"date-parts":[[2012,8,16]],"date-time":"2012-08-16T18:02:45Z","timestamp":1345140165000},"page":"1452-1456","source":"Crossref","is-referenced-by-count":1,"title":["Estimation of dc Performance of a Lateral Power MOSFET Using Distributed Cell Model"],"prefix":"10.1109","volume":"31","author":[{"given":"Jyotirmoy","family":"Ghosh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Siddhartha","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amit","family":"Patra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Barry","family":"Culpepper","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tawen","family":"Mei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.87"},{"key":"ref11","first-page":"3010","article-title":"A new approach for estimation of <formula formulatype=\"inline\"><tex Notation=\"TeX\">$R_{DS(on)}$<\/tex><\/formula> of power arrays: Extensions and experimental results","author":"ghosh","year":"2009","journal-title":"Proc IEEE ISCAS"},{"key":"ref12","year":"0","journal-title":"Spectre Simulator"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1998.743439"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2016122"},{"key":"ref15","year":"0","journal-title":"ANSYS"},{"key":"ref16","year":"0","journal-title":"Assura RCX Version-5 1 41"},{"key":"ref17","year":"0","journal-title":"Kelvin Test Socket"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.929651"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PSEC.2002.1022357"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.125097"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(00)00113-0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-006-8835-0"},{"key":"ref7","first-page":"315","article-title":"Fast extraction of 3-D interconnect resistance: Numerical-analytical coupling method","author":"xiren","year":"2003","journal-title":"Proc Int Conf ASIC"},{"key":"ref2","author":"hastings","year":"2001","journal-title":"The Art of Analog Layout"},{"key":"ref1","author":"erickson","year":"2006","journal-title":"Fundamentals of Power Electronics"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIA.2003.818974"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6269957\/06269971.pdf?arnumber=6269971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T15:13:51Z","timestamp":1510672431000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6269971\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":17,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2193578","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}