{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:02Z","timestamp":1759146722193},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tcad.2012.2193580","type":"journal-article","created":{"date-parts":[[2012,8,16]],"date-time":"2012-08-16T18:02:45Z","timestamp":1345140165000},"page":"1405-1416","source":"Crossref","is-referenced-by-count":17,"title":["Diagnosis-Assisted Adaptive Test"],"prefix":"10.1109","volume":"31","author":[{"given":"Xiaochun","family":"Yu","sequence":"first","affiliation":[]},{"given":"Ronald DeShawn","family":"Blanton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"1","article-title":"Evaluating the effectiveness of physically-aware N-detect test using real silicon","author":"lin","year":"2008","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484748"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219384"},{"key":"ref30","author":"bishop","year":"2006","journal-title":"Pattern Recognition and Machine Learning"},{"key":"ref37","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-21736-9","author":"wasserman","year":"2004","journal-title":"All of Statistics A Concise Course in Statistical Inference"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1117\/12.250826"},{"key":"ref35","author":"li","year":"2007","journal-title":"Statistical Performance Modeling and Optimization"},{"key":"ref34","year":"0","journal-title":"Cadence"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894232"},{"key":"ref11","year":"0","journal-title":"OptimalTest"},{"key":"ref12","year":"0","journal-title":"Pintail"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041882"},{"key":"ref14","first-page":"69","article-title":"Statistical post-processing at wafersort: An alternative to burn-in and a manufacturable solution to test limit setting for sub-micron technologies","author":"rehani","year":"2002","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041819"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/66.744513"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048352"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041766"},{"key":"ref19","first-page":"695","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437604"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.29"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041767"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.11"},{"key":"ref6","first-page":"1","article-title":"A logic diagnosis methodology for improved localization and extraction of accurate defect behavior","author":"desineni","year":"2006","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391568"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295248"},{"key":"ref8","year":"2009","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699270"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297715"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386954"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816206"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041765"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630096"},{"key":"ref24","first-page":"301","article-title":"Defect level prediction using multi-model fault coverage","author":"lu","year":"1999","journal-title":"Proc IEEE Asian Test Symp"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.21236\/ADA637166","author":"quarles","year":"1989","journal-title":"Analysis of performance and convergence issues for circuit simulation"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.49"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766675"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6269957\/06269977.pdf?arnumber=6269977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T18:37:58Z","timestamp":1643222278000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6269977\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":37,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2193580","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}