{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T12:26:39Z","timestamp":1672575999999},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/tcad.2012.2195002","type":"journal-article","created":{"date-parts":[[2013,5,15]],"date-time":"2013-05-15T18:07:02Z","timestamp":1368641222000},"page":"918-927","source":"Crossref","is-referenced-by-count":6,"title":["Skew Management of NBTI Impacted Gated Clock Trees"],"prefix":"10.1109","volume":"32","author":[{"given":"A.","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D. Z.","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.876041"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.21"},{"key":"ref12","year":"2003","journal-title":"Method for reducing design effect of wearout mechanisms on signal skew in integrated circuit designs"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090675"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419836"},{"key":"ref15","year":"0","journal-title":"NanGate 45 nm PDK Release v1 3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2005.04.055"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2006.10.012"},{"key":"ref6","first-page":"370","article-title":"NBTI-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"ref8","first-page":"493","article-title":"An analytical model for negative bias temperature instability","author":"kumar","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197745"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1145\/1278480.1278573","article-title":"The Impact of NBTI on the Performance of Combinational and Sequential Circuits","author":"wenping wang","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6516595\/06516611.pdf?arnumber=6516611","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:23Z","timestamp":1638218423000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6516611\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":15,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2195002","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}