{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:39:55Z","timestamp":1761647995559},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/tcad.2012.2196278","type":"journal-article","created":{"date-parts":[[2012,9,15]],"date-time":"2012-09-15T09:37:50Z","timestamp":1347701870000},"page":"1614-1625","source":"Crossref","is-referenced-by-count":10,"title":["Improving Diagnosis Through Failing Behavior Identification"],"prefix":"10.1109","volume":"31","author":[{"given":"Xiaochun","family":"Yu","sequence":"first","affiliation":[]},{"given":"Ronald D.","family":"Blanton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870836"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041765"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630096"},{"key":"ref30","year":"0"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391568"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337779"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041767"},{"key":"ref11","year":"2009","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297715"},{"key":"ref13","first-page":"99","article-title":"Fault isolation of large nets using bridging fault analysis","author":"ontko","year":"2004","journal-title":"Proc Int Symp Test Failure Anal"},{"key":"ref14","first-page":"1.4.1","article-title":"Accurate modeling and simulation of bridging faults","author":"acken","year":"1992","journal-title":"Proc Custom Integr Circuits Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.32"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/54.902819"},{"key":"ref17","first-page":"248","article-title":"Diagnosis of byzantine open-segment faults [scan testing]","author":"huang","year":"2002","journal-title":"Proc 11th Asian Test Symp"},{"key":"ref18","first-page":"1","article-title":"A logic diagnosis methodology for improved localization and extraction of accurate defect behavior","author":"desineni","year":"2006","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref19","first-page":"412","article-title":"Yield learning with layout-aware advanced scan diagnosis","author":"mekkoth","year":"2006","journal-title":"Proc Int Symp Test Failure Anal"},{"key":"ref28","first-page":"663","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN","author":"brglez","year":"1985","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.49"},{"key":"ref27","doi-asserted-by":"crossref","DOI":"10.21236\/ADA637166","author":"quarles","year":"1989","journal-title":"Analysis of performance and convergence issues for circuit simulation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699270"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017216"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114104"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966644"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894213"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675604"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048352"},{"key":"ref1","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700589"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.37"},{"key":"ref21","first-page":"1","article-title":"Interconnect open defect diagnosis with minimal physical information","author":"liu","year":"2007","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref24","first-page":"87","article-title":"Layout-aware diagnosis leads to efficient and effective physical failure analysis","author":"sharma","year":"2011","journal-title":"Proc Int Symp Test Failure Anal"},{"key":"ref23","article-title":"Layout-aware diagnosis of IC failures","author":"keim","year":"2009","journal-title":"IC Des Verif J"},{"key":"ref26","author":"bishop","year":"2006","journal-title":"Pattern Recognition and Machine Learning"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.41"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6303923\/06303946.pdf?arnumber=6303946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,3]],"date-time":"2019-07-03T23:45:58Z","timestamp":1562197558000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6303946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":35,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2196278","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10]]}}}