{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:24:29Z","timestamp":1763724269800},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/tcad.2012.2196279","type":"journal-article","created":{"date-parts":[[2012,9,15]],"date-time":"2012-09-15T05:37:50Z","timestamp":1347687470000},"page":"1558-1571","source":"Crossref","is-referenced-by-count":37,"title":["Algorithms for Gate Sizing and Device Parameter Selection for High-Performance Designs"],"prefix":"10.1109","volume":"31","author":[{"given":"Muhammet Mustafa","family":"Ozdal","sequence":"first","affiliation":[]},{"given":"Steven","family":"Burns","sequence":"additional","affiliation":[]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090777"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"818","DOI":"10.1109\/TCAD.2009.2015735","article-title":"Gate sizing for cell-library-based designs","volume":"28","author":"hu","year":"2009","journal-title":"IEEE Trans Comput -Aided Des"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960436"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647778"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393332"},{"key":"ref15","first-page":"164","article-title":"A revisit to floorplan optimization by Lagrangian relaxation","author":"ling","year":"2006","journal-title":"Proc ICCAD"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514940"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.644611"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105409"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882584"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1014","DOI":"10.1109\/43.771182","article-title":"Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation","volume":"18","author":"chen","year":"1999","journal-title":"IEEE Trans Comput -Aided Des"},{"key":"ref27","first-page":"413","article-title":"Power minimization by simultaneous dual-Vth assignment and gate sizing","author":"wei","year":"2000","journal-title":"Proc CICC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114881"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120881"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077642"},{"key":"ref8","first-page":"1","article-title":"A 32 nm logic tech. Featuring 2nd-generation high-k + metalgate transistors, enhanced channel strain and 0.171 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm m}^{2}$<\/tex><\/formula> SRAM cell size in a 291 MB array","author":"natarajan","year":"2008","journal-title":"Proc IEDM"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.645073"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136648"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1287\/inte.15.2.10"},{"key":"ref1","first-page":"247","article-title":"A multi-port current source model for multiple-input switching effects in CMOS library cells","author":"amin","year":"2006","journal-title":"Proc DAC"},{"key":"ref20","first-page":"1","article-title":"Power reduction via near optimal library-based cell-size selection","author":"rahman","year":"2011","journal-title":"Proc DATE"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895793"},{"key":"ref21","first-page":"7","article-title":"A network-flow based cell sizing algorithm","author":"ren","year":"2008","journal-title":"Proc Int Workshop Logic Syn"},{"key":"ref24","first-page":"783","article-title":"Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.248073"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2018872"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167564"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6303923\/06303939.pdf?arnumber=6303939","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T10:13:58Z","timestamp":1510654438000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6303939\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":27,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2196279","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10]]}}}