{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T10:20:05Z","timestamp":1773656405713,"version":"3.50.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/tcad.2012.2198475","type":"journal-article","created":{"date-parts":[[2012,9,15]],"date-time":"2012-09-15T05:37:50Z","timestamp":1347687470000},"page":"1600-1613","source":"Crossref","is-referenced-by-count":42,"title":["Built-In Self-Repair Scheme for the TSVs in 3-D ICs"],"prefix":"10.1109","volume":"31","author":[{"given":"Yu-Jen","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Fu","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/4.997853"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232258"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS.2011.6146105"},{"key":"ref32","first-page":"416","article-title":"A 3-D prototyping chip based on a wafer-level stacking technology","author":"miyakawa","year":"2009","journal-title":"Proc ASP-DAC"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783749"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929753"},{"key":"ref36","first-page":"406","article-title":"Antifuse EPROM circuit for field programmable DRAM","author":"choi","year":"2000","journal-title":"Proc IEEE ISSCC"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016557927479"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"ref10","first-page":"1","article-title":"A scan-island based design enabling pre-bond testability in die-stacked microprocessors","author":"lewis","year":"2007","journal-title":"Proc ITC"},{"key":"ref40","first-page":"669","article-title":"Stress-driven 3-D IC placement with TSV keep-out zone and regularity study","author":"athikulwongse","year":"2010","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601902"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751864"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413172"},{"key":"ref14","first-page":"191","article-title":"Layout-driven test architecture design and optimization for 3-D SoCs under pre-bond test-pin-count constraint","author":"jiang","year":"2009","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.59"},{"key":"ref16","first-page":"450","article-title":"On-chip TSV testing for 3-D IC before bonding using sense amplification","author":"chen","year":"2009","journal-title":"Proc IEEE ATS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"key":"ref18","first-page":"269","article-title":"A structured and scalable test access architecture for TSV-based 3-D stacked ICs","author":"marinissen","year":"2010","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2051732"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007458"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2065990"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007478"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003513"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.75047"},{"key":"ref5","first-page":"1","article-title":"Hierarchical fault tolerance memory architecture with 3-D interconnect","author":"wang","year":"2007","journal-title":"Proc IEEE Region 10 Conf TENCON"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref7","first-page":"541","article-title":"Is 3-D integration an opportunity or just a hype","author":"li","year":"2010","journal-title":"Proc IEEE ASP-DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007463"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007473"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342770"},{"key":"ref20","first-page":"377","article-title":"A test integration methodology for 3-D integrated circuits","author":"chou","year":"2010","journal-title":"Proc IEEE ATS"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045018"},{"key":"ref22","first-page":"230","article-title":"Yield enhancement for 3-D-stacked memory by redundancy sharing across dies","author":"jiang","year":"2010","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306569"},{"key":"ref42","year":"2009","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref24","year":"2010","journal-title":"Method and apparatus for providing through silicon via (TSV) redundancy"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2167359"},{"key":"ref23","year":"2010","journal-title":"Systems and methods utilizing redundancy in semiconductor chip interconnects"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251234"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"ref43","first-page":"1","article-title":"3-D stacked IC layout considering bond pad density and doubling for manufacturing yield improvement","author":"kwai","year":"2011","journal-title":"Proc 12th ISQED"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6303923\/06303937.pdf?arnumber=6303937","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T10:14:00Z","timestamp":1510654440000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6303937\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":46,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2198475","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10]]}}}