{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:53:25Z","timestamp":1773248005481,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tcad.2012.2202393","type":"journal-article","created":{"date-parts":[[2012,10,16]],"date-time":"2012-10-16T14:03:22Z","timestamp":1350396202000},"page":"1670-1683","source":"Crossref","is-referenced-by-count":5,"title":["Statistical Timing Analysis for Latch-Controlled Circuits With Reduced Iterations and Graph Transformations"],"prefix":"10.1109","volume":"31","author":[{"family":"Bing Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ning Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"U.","family":"Schlichtmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.22"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/43.662683"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146953"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382533"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816217"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560178"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114839"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996806"},{"key":"ref16","first-page":"468","article-title":"Static statistical timing analysis for latch-based pipeline designs","author":"chao","year":"2004","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857395"},{"key":"ref18","first-page":"663","article-title":"Statistical timing verification for transparently latched circuits through structural graph traversal","author":"yuan","year":"2010","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594807"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279401"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320142"},{"key":"ref27","first-page":"552","article-title":"<formula formulatype=\"inline\"> <tex Notation=\"TeX\">${\\rm Check}T_{c}$<\/tex><\/formula> and <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\min T_{c}$<\/tex><\/formula>: Timing verification and optimal clocking of synchronous digital circuits","author":"sakallah","year":"1990","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.279"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193777"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653800"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065604"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193779"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065606"},{"key":"ref2","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1145\/1278480.1278540","article-title":"fast second-order statistical static timing analysis using parameter dimension reduction","author":"zhuo feng","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159746"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479726"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279387"},{"key":"ref21","first-page":"1320","article-title":"On hierarchical statistical static timing analysis","author":"li","year":"2009","journal-title":"Proc Design Autom Test Eur Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5637-4"},{"key":"ref23","author":"sakallah","year":"1990","journal-title":"A Timing Model of Synchronous Digital Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227771"},{"key":"ref25","author":"cormen","year":"1990","journal-title":"Introduction to Algorithms"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6331635\/06331648.pdf?arnumber=6331648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T10:14:09Z","timestamp":1510654449000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6331648\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":32,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2202393","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}