{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T00:06:39Z","timestamp":1705017999474},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tcad.2012.2202394","type":"journal-article","created":{"date-parts":[[2012,10,16]],"date-time":"2012-10-16T14:03:22Z","timestamp":1350396202000},"page":"1772-1776","source":"Crossref","is-referenced-by-count":4,"title":["Assertion Aware Sampling Refinement: A Mixed-Signal Perspective"],"prefix":"10.1109","volume":"31","author":[{"given":"Subhankar","family":"Mukherjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/227595.227602"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2202394"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-40018-9_21"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/65294.71210"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/174644.174651"},{"key":"ref12","author":"mukherjee","year":"2012","journal-title":"Sample specification"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2009.06.021"},{"key":"ref7","first-page":"152","article-title":"Monitoring temporal properties of continuous signals","volume":"3253","author":"maler","year":"2004","journal-title":"Proc Int Conf FORMATS"},{"key":"ref2","year":"2010","journal-title":"IEEE Standard for System Verilog Unified Hardware Design Specification and Verification Language"},{"key":"ref9","first-page":"92","article-title":"Robust satisfaction of temporal logic over real-valued signals","author":"donze","year":"2010","journal-title":"Proc Int Conf FORMATS"},{"key":"ref1","year":"2010","journal-title":"IEEE Standard for Property Specification Language (PSL)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6331635\/06331650.pdf?arnumber=6331650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T19:39:53Z","timestamp":1516736393000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6331650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":12,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2202394","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}