{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,14]],"date-time":"2025-04-14T18:04:00Z","timestamp":1744653840457},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tcad.2012.2203599","type":"journal-article","created":{"date-parts":[[2012,10,16]],"date-time":"2012-10-16T18:03:22Z","timestamp":1350410602000},"page":"1776-1781","source":"Crossref","is-referenced-by-count":8,"title":["Computing Minimal Debugging Windows in Failure Traces of AMS Assertions"],"prefix":"10.1109","volume":"31","author":[{"given":"Subhankar","family":"Mukherjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/227595.227602"},{"key":"ref3","first-page":"152","article-title":"Monitoring temporal properties of continuous signals","author":"maler","year":"2004","journal-title":"Proc Int Conf FORMATS"},{"key":"ref6","year":"2010","journal-title":"IEEE Standard for Property Specification Language (PSL)"},{"key":"ref5","first-page":"94","article-title":"Explaining counterexample using causality","author":"beer","year":"2009","journal-title":"Proc 21st Int Conf Comput Aided Verificat"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/174644.174651"},{"key":"ref7","year":"2010","journal-title":"IEEE Standard for System Verilog Unified Hardware Design Specification and Verification Language"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1497561.1497564"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6331635\/06331651.pdf?arnumber=6331651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T15:14:13Z","timestamp":1510672453000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6331651\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":8,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2203599","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}