{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:04Z","timestamp":1759147204484},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tcad.2012.2203600","type":"journal-article","created":{"date-parts":[[2012,10,16]],"date-time":"2012-10-16T14:03:22Z","timestamp":1350396202000},"page":"1754-1766","source":"Crossref","is-referenced-by-count":27,"title":["Test Schedule Optimization for Multicore SoCs: Handling Dynamic Voltage Scaling and Multiple Voltage Islands"],"prefix":"10.1109","volume":"31","author":[{"given":"X.","family":"Kavousianos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Jain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Parekhji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","author":"bertsimas","year":"1997","journal-title":"Introduction to Linear Optimization"},{"key":"ref38","author":"gary","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364596"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1252857"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016589322936"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484684"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4511023"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.53"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/BF02579324"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.24"},{"key":"ref10","year":"0","journal-title":"ARM 1176JZ(F)-S Documentation"},{"key":"ref40","year":"0","journal-title":"FICO Xpress Optimization Suite"},{"key":"ref11","year":"2003","journal-title":"Intel XScale Core Developer's Manual"},{"key":"ref12","year":"2002","journal-title":"Crusoe processor documentation"},{"key":"ref13","year":"2007","journal-title":"Intel PXA270 Processor Datasheet"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167611"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269261"},{"key":"ref16","first-page":"15","article-title":"Dynamic voltage scaling aware delay fault testing","author":"ali","year":"2006","journal-title":"Proc 11th IEEE Eur Test Symp"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.69"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013540"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923247"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/776028.776032"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966728"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167534"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041747"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261388"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464514"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041804"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017437"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/LPE.2000.155245","article-title":"design issues for dynamic voltage scaling","author":"burd","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref1","year":"0","journal-title":"International Technology Roadmap of Semiconductors 2007 ed"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2059310"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743167"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1287\/mnsc.21.8.944"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/371254.371258"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"key":"ref23","year":"2007","journal-title":"IEEE 1500 Standard for Embedded Core Test"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944029"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.169"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6331635\/06331646.pdf?arnumber=6331646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T10:14:13Z","timestamp":1510654453000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6331646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":42,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2203600","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}