{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,31]],"date-time":"2024-08-31T05:49:57Z","timestamp":1725083397598},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tcad.2012.2204992","type":"journal-article","created":{"date-parts":[[2012,10,16]],"date-time":"2012-10-16T18:03:22Z","timestamp":1350410602000},"page":"1629-1641","source":"Crossref","is-referenced-by-count":8,"title":["Application of IP-Based Analog Platforms in the Design of Neuromimetic Integrated Circuits"],"prefix":"10.1109","volume":"31","author":[{"given":"T.","family":"Levi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Lewis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Tomas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Renaud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1113\/jphysiol.1952.sp004764"},{"key":"ref38","first-page":"16","article-title":"RUNE: Platform for automated design of integrated multidomain systems&#x2014;Application to high-speed CMOS photoreceiver front-ends","author":"tissafi-drissi","year":"2004","journal-title":"Proc IEEE DATE Conf"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206196"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/43.838991"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907835"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-007-9075-3"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEC.2004.1374503"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806606"},{"key":"ref34","article-title":"A methodology for describing analog\/mixed-signal blocks as IP","author":"pimentel","year":"2010","journal-title":"Design and Reuse Articles"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2008.4606388"},{"key":"ref27","year":"2001","journal-title":"Analog\/Mixed-Signal VSI Extension Specification Version 2 2"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-4998-9_12"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5037-2_7"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873611"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012616"},{"key":"ref22","article-title":"Analog IP reuse: Concerns for 'digitally-oriented' SoC designers","author":"singh","year":"2005","journal-title":"EETimes"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1264002"},{"key":"ref24","first-page":"564","article-title":"A study on analog IP blocks for mixed-signal SoC","author":"li","year":"2003","journal-title":"Proc Asic"},{"key":"ref23","article-title":"True circuits rolls out 65-nm analog IP","author":"goering","year":"2006","journal-title":"EETimes"},{"key":"ref26","author":"gilbert","year":"2002","journal-title":"Design for Manufacture Trade-Offs in Analog Circuit Design The Designer's Companion"},{"key":"ref25","first-page":"353","article-title":"Analog design for reuse&#x2014;Case study: Very low-voltage <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/formula> modulator","author":"dessouky","year":"2000","journal-title":"Proc DATE"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2011.6123103"},{"key":"ref10","author":"iskander","year":"2008","journal-title":"Knowledge-aware synthesis for analog integrated circuit design and reuse"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2010.02.006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6802-7"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.44506"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref14","author":"tuong","year":"2006","journal-title":"Dinition et implantation d'un langage de conception de composants analogiques rutilisables"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8752-5"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"ref17","author":"castro-lopez","year":"2006","journal-title":"Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320055"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630066"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379946"},{"key":"ref3","year":"2009","journal-title":"International technology roadmap for semiconductors (ITRS) Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2010.2078816"},{"key":"ref5","first-page":"241","author":"levi","year":"2008","journal-title":"VLSI Circuits for Biomedical Applications"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.46777"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378286"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2056832"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"ref46","author":"dubois","year":"2005","journal-title":"MySql"},{"key":"ref45","author":"rigaux","year":"2006","journal-title":"Pratique de MySql et Php"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.1"},{"key":"ref47","author":"abiteboul","year":"2000","journal-title":"Data on the Web From Relations to Semistructured Data and XML"},{"key":"ref42","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/978-1-4615-2333-8_1","volume":"2","author":"shi","year":"1995","journal-title":"Current Issues in Electronic Modeling"},{"key":"ref41","year":"1996","journal-title":"Verilog-A Language Reference Manual"},{"key":"ref44","author":"bowen","year":"2000","journal-title":"Apache Server"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.841071"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6331635\/06331647.pdf?arnumber=6331647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T15:14:14Z","timestamp":1510672454000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6331647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":50,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2204992","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}