{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:24:55Z","timestamp":1762251895767},"reference-count":59,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tcad.2012.2205385","type":"journal-article","created":{"date-parts":[[2012,11,21]],"date-time":"2012-11-21T15:20:08Z","timestamp":1353511208000},"page":"1894-1907","source":"Crossref","is-referenced-by-count":19,"title":["EDT Bandwidth Management in SoC Designs"],"prefix":"10.1109","volume":"31","author":[{"given":"Jakub","family":"Janicki","sequence":"first","affiliation":[]},{"given":"Mark","family":"Kassab","sequence":"additional","affiliation":[]},{"given":"Grzegorz","family":"Mrugalski","sequence":"additional","affiliation":[]},{"given":"Nilanjan","family":"Mukherjee","sequence":"additional","affiliation":[]},{"given":"Janusz","family":"Rajski","sequence":"additional","affiliation":[]},{"given":"Jerzy","family":"Tyszer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907276"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299265"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016589322936"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871757"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2002.1029648"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894301"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894302"},{"key":"ref35","first-page":"46","article-title":"Thermal-aware testing of network-on-chip using multiple clocking","author":"liu","year":"2006","journal-title":"Proc VTS"},{"key":"ref34","first-page":"1369","article-title":"Test scheduling for network-on-chip with BIST and precedence constraints","author":"liu","year":"2004","journal-title":"Proc ITC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.43"},{"key":"ref27","article-title":"Dynamic channel allocation for higher EDT compression in SoC designs","author":"janicki","year":"2010","journal-title":"Proc ITC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804382"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.48"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041747"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.801102"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.38"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810737"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253794"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1252857"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021731"},{"key":"ref51","year":"2007","journal-title":"System-on-Chip Test Architectures"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197670"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364564"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847893"},{"key":"ref56","first-page":"273","article-title":"Power constrained test scheduling with dynamically varied TAM","author":"zhao","year":"2003","journal-title":"Proc VTS"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.15"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.60"},{"key":"ref53","first-page":"1196","article-title":"Time\/area tradeoffs in testing hierarchical SOCs with hard mega-cores","author":"xu","year":"2004","journal-title":"Proc ITC"},{"key":"ref52","first-page":"100","article-title":"Using a distributed rectangle bin-packing approach for core-based SoC test scheduling with power constraints","author":"xia","year":"2003","journal-title":"Proc ICCAD"},{"key":"ref10","article-title":"EDT channel bandwidth management in SoC designs with pattern-independent test access mechanism","author":"dutta","year":"2011","journal-title":"Proc ITC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990282"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176601"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1145\/277044.277190","article-title":"A fast and low cost testing technique for core-based system-on-chip","author":"ghosh","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700553"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.169"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347617"},{"key":"ref17","article-title":"A heuristic for thermal-safe SoC test scheduling","author":"he","year":"2007","journal-title":"Proc ITC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.65"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1137\/0202019","article-title":"An <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm n}^{5\/2}$<\/tex><\/formula> algorithm for maximum matchings in bipartite graphs","volume":"2","author":"hopcroft","year":"1973","journal-title":"SIAM J Comput"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/371254.371258"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842816"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810784"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.807895"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599435"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.13"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834228"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244140"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844311"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.41"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917974"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469593"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387393"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268883"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6349425\/06349438.pdf?arnumber=6349438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T10:14:16Z","timestamp":1510654456000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6349438\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":59,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2205385","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}